Patent EP0388790A2 successfully refreshed from Google Patents.
EP0388790A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Method and apparatus for testing high pin count integrated circuits
Assignee: Motorola Solutions Inc
•
Filing: 1990-03-15
•
Granted: —
•
Expires: 2010-03-15
Abstract
Abstract An interface apparatus for coupling a multi-channel tester (11) to a high pin count logic circuit for use in testing the logic circuit is provided wherein a plurality of terminal electronics units (21) are coupled to each test channel of the multi-channel tester (11). Some of the terminal electronics (21) units are coupled to each other in parallel by at least one stimulus shift register (18), which serves to divide a serial stimulus vector among the terminal electronics units (21), and one response shift register (17), which serve to assemble the response data from several terminal electronics (21) units into a serial response vector. The serial stimulus vector is generated, and the serial response vector is analyzed by the multi-channel tester (11). The apparatus is capable of operating in one of a plurality of modes used for functional testing, parametric testing, and high speed scan path testing of the logic circuit.
Inventors
- 👤 Hugh W. Littlebury
- 👤 Mavin C. Swapp
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-01 10:35
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/31903; G01R31/31905
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
287 words
An apparatus for transferring test data and response data between a multi-channel tester (11) and a logic circuit under test, the apparatus capable of operating in one of a plurality of modes, the logic circuit having a plurality of terminals (22), each terminal (22) of the plurality of terminals is an input or an output depending on internal configuration of the logic circuit, the apparatus comprising: a plurality of similar segments, each segment coupled between one test channel of the multi-channel tester (11) and a subset of terminals (22) of the circuit under test, wherein the test channel provides serial stimulus data to the segment and analyzes serial response data from the segment, each segment including a first converter means (18) having a serial input and a plurality of parallel outputs for dividing the serial stimulus data among the subset of terminals (22) when the apparatus is operating in a first of the plurality of modes, a second converter means (17) having a plurality of parallel inputs and a serial output for assembling response data from the subset of terminals (22) to form the serial response data and send the serial response data to the tester (11), and a plurality of similar terminal electronic units (21A-D) connected to each terminal, the terminal electronic units (21A-D) further comprising a latching means (28) to temporarily store the divided stimulus data from the first converter means (18), a means (29) to force a logic signal on an input terminal (22) controlled by the test data stored in the latching means (28), a comparator (27) to compare a response voltage at an output terminal (22) to a reference voltage (32) and output the response data to the second converter means (17).
Claim 2
Independent Claim
287 words
An apparatus for transferring test data and response data between a multi-channel tester (11) and a logic circuit under test, the apparatus capable of operating in one of a plurality of modes, the logic circuit having a plurality of terminals (22), each terminal (22) of the plurality of terminals is an input or an output depending on internal configuration of the logic circuit, the apparatus comprising: a plurality of similar segments, each segment coupled between one test channel of the multi-channel tester (11) and a subset of terminals (22) of the circuit under test, wherein the test channel provides serial stimulus data to the segment and analyzes serial response data from the segment, each segment including a first converter means (18) having a serial input and a plurality of parallel outputs for dividing the serial stimulus data among the subset of terminals (22) when the apparatus is operating in a first of the plurality of modes, a second converter means (17) having a plurality of parallel inputs and a serial output for assembling response data from the subset of terminals (22) to form the serial response data and send the serial response data to the tester (11), and a plurality of similar terminal electronic units (21A-D) connected to each terminal, the terminal electronic units (21A-D) further comprising a latching means (28) to temporarily store the divided stimulus data from the first converter means (18), a means (29) to force a logic signal on an input terminal (22) controlled by the test data stored in the latching means (28), a comparator (27) to compare a response voltage at an output terminal (22) to a reference voltage (32) and output the response data to the second converter means (17).
Claim 3
Dependent Claim
114 words
The apparatus of claim 1 wherein each segment further comprises: a first multiplexer (39) used for coupling a precision power supply to one terminal (22) of the subset of terminals, the first multiplexer (39) being controlled by a control signal from the tester (11); a second multiplexer (40) used for selecting data on one of the subset of terminals (22) and sending the data to a parametric measurement circuit in the tester (11), the second multiplexer (40) being controlled by the control signal from the tester (11), whereby when the apparatus is operating in the second of the plurality of modes parametric data is measured from one terminal (22) of the subset of terminals.
Claim 4
Dependent Claim
167 words
The apparatus of claim 1 wherein each segment further comprises: a buffer (47), having a serial input and a serial output, for conditioning the serial stimulus data from the tester (11); a switching means (46) coupled a terminal (22) of the subset of terminals, the switching means (46) being controlled by the tester (11) and activated when the apparatus is in a third mode of the plurality of modes, the switching means (46) capable of disconnecting the terminal (22) from the means to force a logic signal (29) and coupling the terminal (22) to an output of the buffer (47); a first multiplexer (48) used for directing the serial stimulus data from the test channel to the input of the buffer (47); a detector (49), having a serial input and a serial output, for detecting output data and sending the serial response signal; the switching means (46) further capable of disconnecting the terminal (22) from the comparator (27) and connecting the terminal (22) to the detector (49).
Claim 5
Dependent Claim
41 words
The apparatus of claim 1 wherein the means (29) to force a logic signal is further capable of forcing a logic high voltage, a logic low voltage, and a high impedance condition on the terminal (22) of the circuit under test.
Claim 6
Dependent Claim
24 words
The apparatus of claim 1 wherein the subset of terminals (22) comprises sixteen terminals (22), and each segment comprises sixteen terminal electronics units (21).
Claim 7
Dependent Claim
20 words
The apparatus of claim 1 wherein the first converter means (18) and the second converter means (17) comprise shift registers.
Claim 8
Dependent Claim
22 words
The apparatus of claim 5 further comprising sixty four electronic segments, the apparatus being capable of testing circuits with 1024 terminals (22).
Claim 9
Independent Claim
146 words
An apparatus for interfacing between a tester (11) and an integrated circuit comprising: a first shift register (18) having a serial input and a plurality of parallel outputs, the serial input coupled to one test channel; a plurality of binary latches (28), each latch coupled to one of the parallel outputs of the first shift register (18); a plurality of switches (29), controlled by the binary latches (28), used to couple a logic reference signal (32) to each terminal (22) of the integrated circuit; a plurality of comparators (27), each comparator (27) coupled to one terminal (22) of the integrated circuit, used to detect a response voltage at the terminal (22); a second shift register (18) having a plurality of parallel inputs and a serial output, each of the parallel inputs coupled to one comparator (27), and the serial output coupled to the one test channel.
Claim 10
Independent Claim
146 words
An apparatus for interfacing between a tester (11) and an integrated circuit comprising: a first shift register (18) having a serial input and a plurality of parallel outputs, the serial input coupled to one test channel; a plurality of binary latches (28), each latch coupled to one of the parallel outputs of the first shift register (18); a plurality of switches (29), controlled by the binary latches (28), used to couple a logic reference signal (32) to each terminal (22) of the integrated circuit; a plurality of comparators (27), each comparator (27) coupled to one terminal (22) of the integrated circuit, used to detect a response voltage at the terminal (22); a second shift register (18) having a plurality of parallel inputs and a serial output, each of the parallel inputs coupled to one comparator (27), and the serial output coupled to the one test channel.
Claim 11
Dependent Claim
88 words
The apparatus of claim 8 further comprising two first shift registers (16, 18), each first shift register (16, 18) coupled to the test channel and having a plurality of parallel outputs, each first shift register (16,18) being associated with a set of the binary latches (26, 28) which control the plurality of switches (32, 39), wherein one of the first shift registers (26,28) transfers data indicating a logic high stimulus, and the other of the first shift registers (26, 28) transfers stimulus data indicating a high impedance stimulus.
Claim 12
Independent Claim
120 words
A method of coupling an integrated circuit having a plurality of terminals (22) to a multi-channel tester, each channel providing a serial stimulus signal and analyzing a serial response signal, comprising the steps of: converting the serial stimulus signal to a parallel stimulus signal; storing the parallel stimulus signal in a binary latch (28), wherein the binary latch (28) has one output associated with each terminal (22) of the integrated circuit; generating a logic signal which is a function of the output of the binary latch (28); and detecting a response signal from each terminal (22) of the plurality of terminals; assembling the response signals from a set of the plurality of terminals (22) to form the serial response signal.
Claim 13
Independent Claim
120 words
A method of coupling an integrated circuit having a plurality of terminals (22) to a multi-channel tester, each channel providing a serial stimulus signal and analyzing a serial response signal, comprising the steps of: converting the serial stimulus signal to a parallel stimulus signal; storing the parallel stimulus signal in a binary latch (28), wherein the binary latch (28) has one output associated with each terminal (22) of the integrated circuit; generating a logic signal which is a function of the output of the binary latch (28); and detecting a response signal from each terminal (22) of the plurality of terminals; assembling the response signals from a set of the plurality of terminals (22) to form the serial response signal.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.