Patent EP0388313A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0388313A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Coherent direct digital synthesizer

Assignee: Fluke Corp
•
Filing: 1990-03-16
•
Granted: —
•
Expires: 2010-03-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A coherent direct digital waveform synthesizer, capable of generating a waveform in response to a decimally or other non-binary related reference frequency while obtaining the advantages of the use of a binary radix phase accumulator generating binary addresses for a waveform memory. The interface between these elements includes a frequency converter including a voltage controlled oscillator (22) and a further binary radix phase accumulator (23) in the feedback path of a phase locked loop (20). A binary radix related digital waveform synthesizer may be thus made to produce non-binary related frequency waveforms coherent with a non-binary radix reference frequency source, and of decimal or other non-binary radix related resolution.

Inventors

  • 👤 Tzafrir Sheffer
  • 👤 Eric Drucker

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-08 15:01
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/1806

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 129 words
A frequency converter for producing a binary frequency from a reference frequency (fr) source having a non-binary radix, including a phase locked loop (20) including a voltage controlled oscillator (22) and a feedback path said path comprising a) a binary radix phase accumulator (23) receiving the output of said voltage controlled oscillator (22) and dividing the frequency of said output of said voltage controlled oscillator (22) by arbitrary, binary radix number (NB), and b) a phase detector (24) which generates a voltage dependent on the relative phase of the output of said binary radix phase accumulator (23) and the output from said reference source, (fr) whereby said voltage controlled oscillator (22) is made to oscillate at a frequency different from but coherent with said output of said reference source.
Claim 2
Dependent Claim 129 words
A frequency converter for producing a binary frequency from a reference frequency (fr) source having a non-binary radix, including a phase locked loop (20) including a voltage controlled oscillator (22) and a feedback path said path comprising a) a binary radix phase accumulator (23) receiving the output of said voltage controlled oscillator (22) and dividing the frequency of said output of said voltage controlled oscillator (22) by arbitrary, binary radix number (NB), and b) a phase detector (24) which generates a voltage dependent on the relative phase of the output of said binary radix phase accumulator (23) and the output from said reference source, (fr) whereby said voltage controlled oscillator (22) is made to oscillate at a frequency different from but coherent with said output of said reference source.
Claim 3
Dependent Claim 38 words
A frequency converter as claimed in claim 1, wherein said phase locked loop (20) further includes a low-pass filter (21) connected between the output of said phase detector (24) and the input of said voltage controlled oscillator (22).
Claim 4
Dependent Claim 39 words
A coherent digital frequency synthesizer having a non-binary radix reference frequency (fr) source and a binary radix phase accumulator, (31) including a frequency converter for producing a binary frequency from said reference source having a non-binary radix and including
Claim 5
Dependent Claim 39 words
A coherent digital frequency synthesizer having a non-binary radix reference frequency (fr) source and a binary radix phase accumulator, (31) including a frequency converter for producing a binary frequency from said reference source having a non-binary radix and including
Claim 6
Dependent Claim 15 words
a phase locked loop (20) including a voltage controlled oscillator (22) and a feedback path
Claim 7
Dependent Claim 15 words
a phase locked loop (20) including a voltage controlled oscillator (22) and a feedback path
Claim 8
Dependent Claim 3 words
said path comprising
Claim 9
Dependent Claim 3 words
said path comprising
Claim 10
Dependent Claim 70 words
a) a further binary radix phase accumulator (23) receiving the output of said voltage controlled oscillator and dividing the frequency of said output of said voltage controlled oscillator (22) by an arbitrary, binary radix number (NB) and b) a phase detector (24) which generates a voltage dependent on the relative phase of the output of said further binary radix phase accumulator (23) and the output from said reference (fr) source.
Claim 11
Dependent Claim 70 words
a) a further binary radix phase accumulator (23) receiving the output of said voltage controlled oscillator and dividing the frequency of said output of said voltage controlled oscillator (22) by an arbitrary, binary radix number (NB) and b) a phase detector (24) which generates a voltage dependent on the relative phase of the output of said further binary radix phase accumulator (23) and the output from said reference (fr) source.
Claim 12
Dependent Claim 40 words
A coherent digital frequency synthesizer as claimed in claim 3, wherein said phase locked loop (20) further includes a low-pass filter (21) connected between the output of said phase detector (24) and the input of said voltage controlled oscillator (22).
Claim 13
Dependent Claim 30 words
A coherent digital frequency synthesizer as claimed in claim 3, further including means (32) responsive to said binary radix phase accumulator (31) for mapping phase values to instantaneous amplitude values.
Claim 14
Dependent Claim 21 words
A coherent digital frequency synthesizer as claimed in claim 5, wherein said mapping means (32) is a look up table memory.
Claim 15
Dependent Claim 139 words
In a direct digital synthesizer, a method for interfacing between a non-binary reference frequency (fr) source and a waveform synthesizer circuit having a binary radix phase accumulator (30), comprising the steps of controlling the frequency of an oscillator (22) intermediate said reference frequency source and said waveform synthesizer circuit with a control voltage, dividing the frequency of the output of said oscillator (22) by a binary radix number (NB), comparing the phase of the divided frequency of the immediately preceding step with the phase of the reference frequency and to develop said control voltage responsive to the relative phase thereof, and applying said control voltage to said voltage controlled oscillator (22), whereby said voltage controlled oscillator (22) produces a frequency coherent with said reference frequency (fr) and compatible with said binary radix phase accumulator (23) of said waveform synthesizer.
Claim 16
Dependent Claim 139 words
In a direct digital synthesizer, a method for interfacing between a non-binary reference frequency (fr) source and a waveform synthesizer circuit having a binary radix phase accumulator (30), comprising the steps of controlling the frequency of an oscillator (22) intermediate said reference frequency source and said waveform synthesizer circuit with a control voltage, dividing the frequency of the output of said oscillator (22) by a binary radix number (NB), comparing the phase of the divided frequency of the immediately preceding step with the phase of the reference frequency and to develop said control voltage responsive to the relative phase thereof, and applying said control voltage to said voltage controlled oscillator (22), whereby said voltage controlled oscillator (22) produces a frequency coherent with said reference frequency (fr) and compatible with said binary radix phase accumulator (23) of said waveform synthesizer.
Claim 17
Dependent Claim 135 words
In an electncal waveform synthesizer having a controllable binary radix phase accumulator (31) and a phase to amplitude conversion means (32), the improvement, comprising a frequency converter having a phase-locked loop (20) including a further controllable binary radix phase accumulator (23), a phase detector (24) responsive to the output of said further binary radix phase accumulator (23) and a reference frequency input (fs) and a variable frequency oscillator (22) responsive to said phase detector (24), said frequency converter receiving said reference frequency (fr) input and producing [a] an output of a selected frequency coherent with said reference frequency input (fs) whereby frequency of an output of said electrical waveform synthesizer may be altered by control of at least one of said controllable binary radix phase accumulator (31) and said further binary radix phase accumulator (23).
Claim 18
Dependent Claim 135 words
In an electncal waveform synthesizer having a controllable binary radix phase accumulator (31) and a phase to amplitude conversion means (32), the improvement, comprising a frequency converter having a phase-locked loop (20) including a further controllable binary radix phase accumulator (23), a phase detector (24) responsive to the output of said further binary radix phase accumulator (23) and a reference frequency input (fs) and a variable frequency oscillator (22) responsive to said phase detector (24), said frequency converter receiving said reference frequency (fr) input and producing [a] an output of a selected frequency coherent with said reference frequency input (fs) whereby frequency of an output of said electrical waveform synthesizer may be altered by control of at least one of said controllable binary radix phase accumulator (31) and said further binary radix phase accumulator (23).
Claim 19
Dependent Claim 68 words
In an electrical waveform synthesizer according to claim 8, the improvement further comprising means for independently controlling said controllable binary radix phase accumulator (31) and said further binary radix phase accumulator (23) whereby said output frequency may be freely altered by control of said controllable binary radix accumulator (31) while coherence with said reference frequency (fr) input is maintained by said further controllable binary radix phase accumulator (23).
Claim 20
Dependent Claim 56 words
In combination, a direct digital waveform synthesizer having a binary radix phase accumulation means (31) and a phase-locked loop (20) having a further binary radix accumulation means (23) said further binary radix accumulation means (23) ; receiving a reference frequency signal (fr) and outputting a signal of a selected frequency to said direct digital waveform synthesizer.
Claim 21
Dependent Claim 56 words
In combination, a direct digital waveform synthesizer having a binary radix phase accumulation means (31) and a phase-locked loop (20) having a further binary radix accumulation means (23) said further binary radix accumulation means (23) ; receiving a reference frequency signal (fr) and outputting a signal of a selected frequency to said direct digital waveform synthesizer.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag