Patent EP0368246A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0368246A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Insulated gate bipolar semiconductor device having a Schottky barrier layer and method of manufacturing the same

Assignee: Mitsubishi Electric Corp
•
Filing: 1989-11-07
•
Granted: —
•
Expires: 2009-11-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention direct to a semiconductor device and a method of manufacturing the same. According to the semi­conductor device of the present invention, a first region (32) is partially formed on a major surface of a semicon­ductor substrate (31) so as to have the opposite conducti­vity to the first region (32), and an electrode (38) is formed on the major surface. A barrier layer (40) may be formed between the region adjacent to the first region (32) of the semiconductor substrate (31) and the electrode (38) in order to reduce a current flowing in a parasitic diode. Or, an area of a connecting part between the first region (32) and the electrode (38) may be set to be larger than that of a connecting part between the region adjacent to the first region (32) of the semiconductor substrate (31) and the electrode (38) in order to reduce a current flow­ing in a parasitic diode. Or, both of technique mentioned above may be combined to reduce a current flowing in a para­sitic diode. Thus, it is possible to provide a semiconductor device which can be fit for high-frequency use.

Inventors

  • 👤 Hiroyasu C/O Mitsubishi Denki K.K. Hagino

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-08 09:49
CPC Classifications
H; H10; H10D; H10D12/00; H10D12/01; H10D12/031; H10D12/032; H10D12/411; H10D12/441; H10D62/00; H10D62/10; H10D62/13; H10D62/141; H10D62/142; H10D64/00; H10D64/60; H10D64/64; H10D64/647; H10W; H10W72/00; H10W72/50; H10W72/541; H10W72/547; H10W72/5473; H10W90/00; H10W90/701; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 225 words
A semiconductor device comprising: - a first conductivity type semiconductor substrate (31); - a first region (32) of a second conductivity type partially formed on a first major surface of the semiconductor sub­strate (31); - a second region (33) of the second conductivity type par­tially formed on a second major surface of the semiconduc­tor substrate (31); - a third region (34) of the first conductivity type partially formed on a surface of the second region (33); - an insulation film (35) formed on the surface of the second region (33) and extending between the surfaces of the semi­conductor substrate (31) and the third region (34), the in­sulation film (35) virtually locationally corresponding to the first region (32); - a control electrode (36) formed on the insulation film (35); - a first electrode (37) formed on the second major surface extending over the third region (34) and the second region (33); - a second electrode (38) formed on the first major surface extending over the first region (32) and a region (39) adja­cent to the first region (32) of the semiconductor substra­te (31); and - a barrier layer (40) formed at a region except for the first region (32) within the first major surface of the semicon­ductor substrate (31) for restricting movement of carriers which move toward the second electrode (38) from the semi­conductor substrate (31).
Claim 2
Dependent Claim 225 words
A semiconductor device comprising: - a first conductivity type semiconductor substrate (31); - a first region (32) of a second conductivity type partially formed on a first major surface of the semiconductor sub­strate (31); - a second region (33) of the second conductivity type par­tially formed on a second major surface of the semiconduc­tor substrate (31); - a third region (34) of the first conductivity type partially formed on a surface of the second region (33); - an insulation film (35) formed on the surface of the second region (33) and extending between the surfaces of the semi­conductor substrate (31) and the third region (34), the in­sulation film (35) virtually locationally corresponding to the first region (32); - a control electrode (36) formed on the insulation film (35); - a first electrode (37) formed on the second major surface extending over the third region (34) and the second region (33); - a second electrode (38) formed on the first major surface extending over the first region (32) and a region (39) adja­cent to the first region (32) of the semiconductor substra­te (31); and - a barrier layer (40) formed at a region except for the first region (32) within the first major surface of the semicon­ductor substrate (31) for restricting movement of carriers which move toward the second electrode (38) from the semi­conductor substrate (31).
Claim 3
Dependent Claim 18 words
The semiconductor device in accordance with claim 1, where­in the barrier layer (40) is a Schottky barrier layer.
Claim 4
Dependent Claim 236 words
A semiconductor device comprising: - a first conductivity type semiconductor substrate (31); - a first region (32) of a second conductivity type partially formed on a first major surface of the semiconductor sub­strate (31); - a second region (33) of the second conductivity type par­tially formed on a second major surface of the semiconduc­tor substrate (31); - a third region (34) of the first conductivity type partial­ly formed on a surface of the second region (33); - an insulation film (35) formed on the surface of the second region (33) and extending between the surfaces of the semi­conductor substrate (31) and the third region (34), the in­sulation film (35) virtually locationally corresponding to the first region (32); - a control electrode (36) formed on the insulation film (35); - a first electrode (37) formed on the second major surface extending over the third region (34) and the second region (33); and - a second electrode (38) formed on the first major surface extending over the first region (32) and a region (58) adja­cent to the first region of the semiconductor substrate; - the region (58) except for the first region (32) within the first major surface of the semiconductor substrate (31) being connected with the second electrode (38) by ohmic contact, an area of a connecting part therebetween being smaller than that of a connecting part between the first region (32) and the second electrode (38).
Claim 5
Dependent Claim 236 words
A semiconductor device comprising: - a first conductivity type semiconductor substrate (31); - a first region (32) of a second conductivity type partially formed on a first major surface of the semiconductor sub­strate (31); - a second region (33) of the second conductivity type par­tially formed on a second major surface of the semiconduc­tor substrate (31); - a third region (34) of the first conductivity type partial­ly formed on a surface of the second region (33); - an insulation film (35) formed on the surface of the second region (33) and extending between the surfaces of the semi­conductor substrate (31) and the third region (34), the in­sulation film (35) virtually locationally corresponding to the first region (32); - a control electrode (36) formed on the insulation film (35); - a first electrode (37) formed on the second major surface extending over the third region (34) and the second region (33); and - a second electrode (38) formed on the first major surface extending over the first region (32) and a region (58) adja­cent to the first region of the semiconductor substrate; - the region (58) except for the first region (32) within the first major surface of the semiconductor substrate (31) being connected with the second electrode (38) by ohmic contact, an area of a connecting part therebetween being smaller than that of a connecting part between the first region (32) and the second electrode (38).
Claim 6
Dependent Claim 252 words
A semiconductor device comprising: - a first conductivity type semiconductor substrate (31); - a first region (32) of a second conductivity type partially formed on a first major surface of the semiconductor sub­strate (31); - a second region (33) of the second conductivity type par­tially formed on a second major surface of the semiconduc­tor substrate (31); - a third region (34) of the first conductivity type partial­ly formed on a surface of the second region (33); - an insulation film (35) formed on the surface of the second region (33) and extending between the surfaces of the semi­conductor substrate (31) and the third region (34), the in­sulation film (35) virtually locationally corresponding to the first region (32); - a control electrode (36) formed on the insulation film (35); - a first electrode (37) formed on the second major surface ex­tending over the third region (34) and the second region (33); and - a second electrode (38) formed on the first major surface extending over the first region (32) and a region (59, 60) adjacent to the first region (32) of the semiconductor sub­strate (31); - the region (59, 60) except for the first region (32) within the first major surface of the semiconductor substrate (31) being sectioned into a first area (59) and a second area (60), the first area (59) being connected with the second electro­de (38) by ohmic contact while a barrier layer (40) being formed at a connecting part between the second area (60) and the second electrode (38).
Claim 7
Dependent Claim 252 words
A semiconductor device comprising: - a first conductivity type semiconductor substrate (31); - a first region (32) of a second conductivity type partially formed on a first major surface of the semiconductor sub­strate (31); - a second region (33) of the second conductivity type par­tially formed on a second major surface of the semiconduc­tor substrate (31); - a third region (34) of the first conductivity type partial­ly formed on a surface of the second region (33); - an insulation film (35) formed on the surface of the second region (33) and extending between the surfaces of the semi­conductor substrate (31) and the third region (34), the in­sulation film (35) virtually locationally corresponding to the first region (32); - a control electrode (36) formed on the insulation film (35); - a first electrode (37) formed on the second major surface ex­tending over the third region (34) and the second region (33); and - a second electrode (38) formed on the first major surface extending over the first region (32) and a region (59, 60) adjacent to the first region (32) of the semiconductor sub­strate (31); - the region (59, 60) except for the first region (32) within the first major surface of the semiconductor substrate (31) being sectioned into a first area (59) and a second area (60), the first area (59) being connected with the second electro­de (38) by ohmic contact while a barrier layer (40) being formed at a connecting part between the second area (60) and the second electrode (38).
Claim 8
Dependent Claim 18 words
The semiconductor device in accordance with claim 4, where­in the barrier layer (40) is a Schottky barrier layer.
Claim 9
Dependent Claim 101 words
The semiconductor device in accordance with any of claims 1 to 5, comprising a diode (57) which is electrically connected between the first electrode (37) and the second electrode (38) so as to be connected in parallel with a parasitic diode (55) consisting of the second region (33) and the semiconductor sub­strate (31), a rate of a current flowing in the diode (57) being set to be larger than that of a current flowing in the parasitic diode (55), the diode (57) being formed in a chip (52) different from a chip (49) in which the parasitic diode (55) is formed.
Claim 10
Dependent Claim 96 words
The semiconductor device in accordance with any of claims 1 to 5, comprising a diode (57) which is electrically connected between the first electrode (37) and the second electrode (38) so as to be connected in parallel with a parasitic diode (55) consisting of the second region (33) and the semiconductor substrate (31), a rate of a current flowing in the diode (57) being set to be larger than that of a current flowing in the parasitic diode (55), the diode (57) being formed in the same chip in which the parasitic diode (55) is formed.
Claim 11
Dependent Claim 153 words
The semiconductor device in accordance with any of claims 1 to 7, wherein a plurality of first unit cells (64) are provid­ed at the first major surface side with a stripe structure, each first unit cell (64) consisting of the first region (32), the region adjacent to the first region (32) of the semicon­ductor substrate (31) and a part of the second electrode (38), while a plurality of second unit cells (65) are provided at the second major surface side with a stripe structure, each second unit cell (65) consisting of the control electrode (36), the insulation film (35), the first electrode (37), the second region (33), the third region (34) and a part of the semicon­ductor substrate (31), and wherein longitudinal directions of each first unit cell (64) and each second unit cell (65) cross with each other when each second unit cell (65) is projected on each first unit cell (64).
Claim 12
Dependent Claim 30 words
The semiconductor device in accordance with claim 8, where­in the cross angle between longitudinal directions of each first unit cell (64) and each second unit cell (65) is 45 de­grees.
Claim 13
Dependent Claim 75 words
The semiconductor device in accordance with claim 9, where­in the first unit cells (64) and the second unit cells (65) are provided on a wafer having an orientation flat (66), and where­in the longitudinal direction of each first unit cell (64) crosses with 45 degrees with respect to the orientation flat (66), while the longitudinal direction of each second unit cell (65) crosses with 90 or 180 degrees with respect to the orientation flat (66).
Claim 14
Independent Claim 348 words
A method of manufacturing a semiconductor device compris­ing the following steps: - a first step of preparing a first conductivity type semi­conductor substrate (31) having a first major surface and a second major surface; - a second step of introducing a second conductivity type impurity into a part of the first major surface of the semi­conductor substrate (31) to form a first region (32) of the second conductivity type; - a third step of forming a two-layer structure (42) consist­ing of an insulation film (35) and a control electrode (36) on the second major surface of the semiconductor substrate (31) so that the two-layer structure (42) virtually loca­tionally corresponds to the first region (32); - a fourth step of introducing a second conductivity type im­purity into a part of the second major surface of the semi­conductor substrate (31) by utilizing the two-layer struc­ture (42) as a mask to form a second region (33) of the second conductivity type; - a fifth step of forming a mask layer (43) on a surface of the second region (33) apart from the two-layer structure (42); - a sixth step of introducing a first conductivity type im­purity into a part of a surface of the second region (33) by utilizing the two-layer structure (42) and the mask layer (43) as masks to form a third region (34) of the first conducti­vity type; - a seventh step of forming, after removing the mask layer (43), a first electrode (37) on the second major surface extending over the third region (34) and the second region (33) so that the first electrode (37) is connected by ohmic contact with the second region (33) and the third region (34); - an eighth step of forming a second electrode (38) on the first major surface extending over the first region (32) and a region adjacent to the first region (32) of the semiconduc­tor substrate (31) so that a Schottky barrier layer (40) is formed at a connecting part between the second electrode (38) and the region adjacent to the first region (32) of the semi­conductor substrate (31).
Claim 15
Independent Claim 348 words
A method of manufacturing a semiconductor device compris­ing the following steps: - a first step of preparing a first conductivity type semi­conductor substrate (31) having a first major surface and a second major surface; - a second step of introducing a second conductivity type impurity into a part of the first major surface of the semi­conductor substrate (31) to form a first region (32) of the second conductivity type; - a third step of forming a two-layer structure (42) consist­ing of an insulation film (35) and a control electrode (36) on the second major surface of the semiconductor substrate (31) so that the two-layer structure (42) virtually loca­tionally corresponds to the first region (32); - a fourth step of introducing a second conductivity type im­purity into a part of the second major surface of the semi­conductor substrate (31) by utilizing the two-layer struc­ture (42) as a mask to form a second region (33) of the second conductivity type; - a fifth step of forming a mask layer (43) on a surface of the second region (33) apart from the two-layer structure (42); - a sixth step of introducing a first conductivity type im­purity into a part of a surface of the second region (33) by utilizing the two-layer structure (42) and the mask layer (43) as masks to form a third region (34) of the first conducti­vity type; - a seventh step of forming, after removing the mask layer (43), a first electrode (37) on the second major surface extending over the third region (34) and the second region (33) so that the first electrode (37) is connected by ohmic contact with the second region (33) and the third region (34); - an eighth step of forming a second electrode (38) on the first major surface extending over the first region (32) and a region adjacent to the first region (32) of the semiconduc­tor substrate (31) so that a Schottky barrier layer (40) is formed at a connecting part between the second electrode (38) and the region adjacent to the first region (32) of the semi­conductor substrate (31).
Claim 16
Independent Claim 416 words
A method of manufacturing a semiconductor device, compris­ing the following steps: - a first step of preparing a first conductivity type semicon­ductor substrate (31) having a first major surface and a second major surface; - a second step of introducing a second conductivity type im­purity into a part of the first major surface of the semi­conductor substrate (31) to form a first region (32) of the second conductivity type so that an area of a surface of the first region (32) is set to be larger than that of a region except for the first region (32) within the first major sur­face of the semiconductor substrate (31); - a third step of forming a two-layer structure (42) consist­ing of an insulation film (35) and a control electrode (36) on the second major surface of the semiconductor substrate (31) so that the two-layer structure (42) virtually locatio­nally corresponds to the first region (32); - a fourth step of introducing a second conductivity type im­purity into a part of the second major surface of the semi­conductor substrate (31) by utilizing the two-layer struc­ture (42) as a mask to form a second region (33) of the second conductivity type; - a fifth step of forming a mask layer (43) on a surface of the second region (33) apart from the two-layer structure (42); - a sixth step of introducing a first conductivity type im­purity into a part of a surface of the second region (33) by utilizing the two-layer structure (42) and the mask layer (43) as masks to form a third region (34) of the first con­ductivity type; - a seventh step of forming, after removing the mask layer (43), a first electrode (37) on the second major surface extending over the third region (34) and the second region (33) so that the first electrode (37) is connected by ohmic contact with the second region (33) and the third region (34); - an eighth step of introducing a first conductivity type im­purity into the region (58) except for the first region (32) within the first major surface of the semiconductor substra­te (31); - a ninth step of forming a second electrode (38) on the first major surface extending over the first region (32) and the region adjacent to the first region (32) of the semiconduc­tor substrate (31) so that the second electrode (38) is con­nected by ohmic contact with the first region (32) and the region (58) adjacent to the first region (32) of the semi­conductor substrate (31).
Claim 17
Independent Claim 416 words
A method of manufacturing a semiconductor device, compris­ing the following steps: - a first step of preparing a first conductivity type semicon­ductor substrate (31) having a first major surface and a second major surface; - a second step of introducing a second conductivity type im­purity into a part of the first major surface of the semi­conductor substrate (31) to form a first region (32) of the second conductivity type so that an area of a surface of the first region (32) is set to be larger than that of a region except for the first region (32) within the first major sur­face of the semiconductor substrate (31); - a third step of forming a two-layer structure (42) consist­ing of an insulation film (35) and a control electrode (36) on the second major surface of the semiconductor substrate (31) so that the two-layer structure (42) virtually locatio­nally corresponds to the first region (32); - a fourth step of introducing a second conductivity type im­purity into a part of the second major surface of the semi­conductor substrate (31) by utilizing the two-layer struc­ture (42) as a mask to form a second region (33) of the second conductivity type; - a fifth step of forming a mask layer (43) on a surface of the second region (33) apart from the two-layer structure (42); - a sixth step of introducing a first conductivity type im­purity into a part of a surface of the second region (33) by utilizing the two-layer structure (42) and the mask layer (43) as masks to form a third region (34) of the first con­ductivity type; - a seventh step of forming, after removing the mask layer (43), a first electrode (37) on the second major surface extending over the third region (34) and the second region (33) so that the first electrode (37) is connected by ohmic contact with the second region (33) and the third region (34); - an eighth step of introducing a first conductivity type im­purity into the region (58) except for the first region (32) within the first major surface of the semiconductor substra­te (31); - a ninth step of forming a second electrode (38) on the first major surface extending over the first region (32) and the region adjacent to the first region (32) of the semiconduc­tor substrate (31) so that the second electrode (38) is con­nected by ohmic contact with the first region (32) and the region (58) adjacent to the first region (32) of the semi­conductor substrate (31).
Claim 18
Independent Claim 405 words
A method of manufacturing a semiconductor device, compris­ing the following steps: - a first stpe of preparing a first conductivity type semicon­ductor substrate (31) having a first major surface and a second major surface; - a second step of introducing a second conductivity type im­purity into a part of the first major surface of the semi­conductor substrate (31) to form a first region (32) of the second conductivity type; - a third step of forming a two-layer structure (42) consist­ing of an insulation film (35) and a control electrode (36) on the second major surface of the semiconductor substrate (31) so that the two-layer structure (42) virtually locatio­nally corresponds to the first region (32); - a fourth step of introducing a second conductivity type im­purity into a part of the second major surface of the semi­conductor substrate (31) by utilizing the two-layer struc­ture (42) as a mask to form a second region (33) of the second conductivity type; - a fifth step of forming a mask layer (43) on a surface of the second region (33) apart from the two-layer structure (42); - a sixth step of introducing a first conductivity type im­purity into a part of a surface of the second region (33) by utilizing the two-layer structure (42) and the mask layer (43) as masks to form a third region (34) of the first con­ductivity type; - a seventh step of forming, after removing the mask layer (43), a first electrode (37) on the second major surface extending over the third region (34) and the second region (33) so that the first electrode (37) is connected by ohmic contact with the second region (33) and the third region (34); - an eighth step of sectioning a region except for the first region (32) within the first major surface of the semicon­ductor substrate (31) into a first area (59) and a second area (60), and introducing a first conductivity type im­purity into the first area (59) of the semiconductor sub­strate (31); - a ninth step of forming a second electrode (38) on the first major surface extending over the first region (32) and the region adjacent to the first region (32) of the semiconduc­tor substrate (31) so that the first area (59) is connected by ohmic contact with the second electrode (38) and a Schottky barrier layer (40) is formed at a connecting part between the second area (60) and the second electrode (38).
Claim 19
Independent Claim 405 words
A method of manufacturing a semiconductor device, compris­ing the following steps: - a first stpe of preparing a first conductivity type semicon­ductor substrate (31) having a first major surface and a second major surface; - a second step of introducing a second conductivity type im­purity into a part of the first major surface of the semi­conductor substrate (31) to form a first region (32) of the second conductivity type; - a third step of forming a two-layer structure (42) consist­ing of an insulation film (35) and a control electrode (36) on the second major surface of the semiconductor substrate (31) so that the two-layer structure (42) virtually locatio­nally corresponds to the first region (32); - a fourth step of introducing a second conductivity type im­purity into a part of the second major surface of the semi­conductor substrate (31) by utilizing the two-layer struc­ture (42) as a mask to form a second region (33) of the second conductivity type; - a fifth step of forming a mask layer (43) on a surface of the second region (33) apart from the two-layer structure (42); - a sixth step of introducing a first conductivity type im­purity into a part of a surface of the second region (33) by utilizing the two-layer structure (42) and the mask layer (43) as masks to form a third region (34) of the first con­ductivity type; - a seventh step of forming, after removing the mask layer (43), a first electrode (37) on the second major surface extending over the third region (34) and the second region (33) so that the first electrode (37) is connected by ohmic contact with the second region (33) and the third region (34); - an eighth step of sectioning a region except for the first region (32) within the first major surface of the semicon­ductor substrate (31) into a first area (59) and a second area (60), and introducing a first conductivity type im­purity into the first area (59) of the semiconductor sub­strate (31); - a ninth step of forming a second electrode (38) on the first major surface extending over the first region (32) and the region adjacent to the first region (32) of the semiconduc­tor substrate (31) so that the first area (59) is connected by ohmic contact with the second electrode (38) and a Schottky barrier layer (40) is formed at a connecting part between the second area (60) and the second electrode (38).
Claim 20
Independent Claim 45 words
The method of manufacturing a semiconductor device in accordance with any of claims 11 to 13, comprising a step of irradiating a radiation into a region except for the region corresponding to the first region (32) within an internal region of the semiconductor substrate (31).
Claim 21
Independent Claim 52 words
The method of manufacturing a semiconductor device in accordance with any of claims 11 to 13, comprising a step of introducing a heavy metal for controlling the carrier life time into a region except for the region corresponding to the first region (32) within an internal region of the semicon­ductor substrate (31).

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag