Patent US217801A successfully refreshed from Google Patents.
Patent EP0349022A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0349022A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Semiconductor device

Assignee: Toshiba Corp
•
Filing: 1986-01-29
•
Granted: —
•
Expires: 2006-01-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device comprises a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type, and an interconnection layer containing an impurity of a second conductivity type. Said interconnection layer (203) connects said first semiconductor region with said second semiconductor region, said first semiconductor region being a drain region (201) of a MOS transistor and said second semiconductor region being a gate electrode (202) of said MOS transistor. A third semiconductor region (204) of said second conductivity type is provided which is formed in said first semiconductor region (201) upon diffusion of the impurity from said interconnection layer (203) to said first semiconductor region. Said third semiconductor region (204) is adapted to form, together with said first semiconductor region (201) a p-n junction diode (204) .

Inventors

  • 👤 Kiyoshi C/O Patent Division Kobayashi
  • 👤 Kiyofumi C/O Patent Division Ochii
  • 👤 Tatsuya C/O Patent Division Inatsuki

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-29 20:57
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/40; H10D84/401; H10D84/403; H10D84/406; H10B; H10B10/00; H10D88/00; H10P; H10P32/00; H10P32/10; H10P32/14; H10W; H10W20/00; H10W20/01; H10W20/40; H10W20/41; H10W20/44; H10W20/4451

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 164 words
A semiconductor device comprising a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type, and an interconnection layer containing an impurity of a second conductivity type, wherein said first semiconductor region forms a part of a p-n junction diode, characterized in that - said interconnection layer (203) connects said first semiconductor region with said second semiconductor region, said first semiconductor region being a drain region (201) of a MOS transistor and said second semiconductor region being a gate electrode (202) of said MOS transistor; - a third semiconductor region (204) of said second conductivity type is provided which is formed in said first semiconductor region (201) upon diffusion of the impurity from said interconnection layer (203) to said first semiconductor region having the same crystalline semiconductor material as said third semiconductor region (204), and - said third semiconductor region (204) is adapted to form, together with said first semiconductor region (201) said p-n junction diode (204).
Claim 2
Dependent Claim 164 words
A semiconductor device comprising a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type, and an interconnection layer containing an impurity of a second conductivity type, wherein said first semiconductor region forms a part of a p-n junction diode, characterized in that - said interconnection layer (203) connects said first semiconductor region with said second semiconductor region, said first semiconductor region being a drain region (201) of a MOS transistor and said second semiconductor region being a gate electrode (202) of said MOS transistor; - a third semiconductor region (204) of said second conductivity type is provided which is formed in said first semiconductor region (201) upon diffusion of the impurity from said interconnection layer (203) to said first semiconductor region having the same crystalline semiconductor material as said third semiconductor region (204), and - said third semiconductor region (204) is adapted to form, together with said first semiconductor region (201) said p-n junction diode (204).

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag