Patent EP0341905A2 successfully refreshed from Google Patents.
EP0341905A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Computer with intelligent memory system
Assignee: AT&T Inc
•
Filing: 1989-05-04
•
Granted: —
•
Expires: 2009-05-04
Abstract
Abstract A programmable memory system that interfaces with a computer's control and data manipulation units, and is capable of performing the manipulation, book-keeping, and checking that would normally be performed by the computer. The memory system comprises active structure modules that are interconnected in a network to form clusters. The clusters are interconnected to form an aggregate memory system. Each ASE contains a processor section and a conventional memory section.
Inventors
- 👤 Abhaya Asthana
- 👤 Jonathan A. Chandross
- 👤 Hosagrahar V. Jagadish
- 👤 Scott C. Knauer
- 👤 Daniel Lin
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-08 15:14
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/50; G06F9/5005; G06F9/5011; G06F9/5016; G06F15/00; G06F15/16; G06F15/163; G06F15/173; G06F15/17356; G06F15/17368; G06F15/17381; G06F15/76; G06F15/78; G06F15/7807; G06F15/7821; G06F9/30; G06F9/38; G06F9/3877; G06F9/3879; G06F9/461
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
77 words
A computer including a CPU and a memory, where the memory is characterized by: a plurality of storage means for storing information for the CPU and a like plurality of processing means, with each processing means being associated with a storage means and arranged to manipulate data stored in its associated memory means in response to a command from the CPU, where the nature of the manipulating performed by said processing means is preloaded by the CPU.
Claim 2
Dependent Claim
77 words
A computer including a CPU and a memory, where the memory is characterized by: a plurality of storage means for storing information for the CPU and a like plurality of processing means, with each processing means being associated with a storage means and arranged to manipulate data stored in its associated memory means in response to a command from the CPU, where the nature of the manipulating performed by said processing means is preloaded by the CPU.
Claim 3
Dependent Claim
47 words
The computer of claim 1 where the data stored in a first of said memory means is related to the data stored in at least one other of said memory means, and the relationship is controlled by the processing means of said first of those memory means.
Claim 4
Dependent Claim
80 words
A memory system containing a plurality of memory modules, where each of the memory modules comprises: a memory element; and an associated processing element, with each processing element including means for receiving instructions for performing specified data structure manipulations on data stored in the associated memory, and means for communicating with processing elements of other memory modules to enlist those other modules in the performance of its specified manipulations on data stored in the memory elements of those other modules.
Claim 5
Dependent Claim
80 words
A memory system containing a plurality of memory modules, where each of the memory modules comprises: a memory element; and an associated processing element, with each processing element including means for receiving instructions for performing specified data structure manipulations on data stored in the associated memory, and means for communicating with processing elements of other memory modules to enlist those other modules in the performance of its specified manipulations on data stored in the memory elements of those other modules.
Claim 6
Dependent Claim
68 words
A memory comprising: a plurality of storage means for storing data structures; and a plurality of associated encoder and decoder means, for storing information imposing a structure on data stored in the associated storage means and for manipulating data stored in said associated storage means, and interconnected to permit communication to said memory via commands that call for manipulating of stored data by said encoder and decoder means.
Claim 7
Dependent Claim
68 words
A memory comprising: a plurality of storage means for storing data structures; and a plurality of associated encoder and decoder means, for storing information imposing a structure on data stored in the associated storage means and for manipulating data stored in said associated storage means, and interconnected to permit communication to said memory via commands that call for manipulating of stored data by said encoder and decoder means.
Claim 8
Dependent Claim
48 words
Apparatus for storing information for a host processor comprising: a communication network; a plurality of programmable coder means connected to said communication network for communicating information to and from said communication network and for accepting command definition information; and storage means associated with each of said coder means.
Claim 9
Dependent Claim
48 words
Apparatus for storing information for a host processor comprising: a communication network; a plurality of programmable coder means connected to said communication network for communicating information to and from said communication network and for accepting command definition information; and storage means associated with each of said coder means.
Claim 10
Dependent Claim
37 words
The apparatus of claim 5 wherein each of said coder means includes at least two ports connected to said communication network, and the communicating performed by said coder means includes switching of information over said communication network.
Claim 11
Dependent Claim
14 words
The apparatus of claim 5 wherein said commands related to selected data structure manipulations.
Claim 12
Dependent Claim
19 words
The apparatus of claim 5 wherein said communication network includes a plurality of ports for connecting to a host.
Claim 13
Dependent Claim
25 words
The apparatus of claim 5 wherein said communication network includes a plurality of ports, and a host interface network connected to said plurality of ports.
Claim 14
Dependent Claim
87 words
A computer comprising: a central processing unit; and a memory for storing information for the central processing unit, where said memory comprises a plurality of storage means for storing data structures; and a plurality of associated programmable encoder and decoder means, for storing information imposing a structure on data stored in the associated storage means and for manipulating data stored in said associated storage means, and interconnected to permit communication to said memory via commands that call for manipulating of stored data by said encoder decoder means.
Claim 15
Dependent Claim
87 words
A computer comprising: a central processing unit; and a memory for storing information for the central processing unit, where said memory comprises a plurality of storage means for storing data structures; and a plurality of associated programmable encoder and decoder means, for storing information imposing a structure on data stored in the associated storage means and for manipulating data stored in said associated storage means, and interconnected to permit communication to said memory via commands that call for manipulating of stored data by said encoder decoder means.
Claim 16
Dependent Claim
50 words
The apparatus of claim 5 wherein said coder includes pattern match hardware comprising: a pattern memory used to hold the pattern to be matched; a source of characters to be matched against the pattern; and a comparator that matches the contents of said pattern memory against said source of characters.
Claim 17
Dependent Claim
16 words
The apparatus of claim 5 wherein said coder means includes memory for storing data manipulation programs.
Claim 18
Dependent Claim
32 words
The apparatus of claim 12 including a processing means for branching said coder means to a selected location in its included memory upon the occurrence of specified conditions in said coder means.
Claim 19
Dependent Claim
49 words
The apparatus of claim 12 wherein said included memory stores variable width instructions, said included memory is divided into banks, each of said memory banks produces a word upon a "read" instruction, and the outputs of said memory banks are multiplexed to form an instruction for said coder means.
Claim 20
Independent Claim
76 words
A method for storing data in a memory, manipulating data in said memory and retrieving data from said memory comprising the steps of: dividing said memory into memory blocks; associating separate processing means with each of said memory blocks; storing data structure commands in said processing means characteristic of a selected set of manipulations of said data; and sending commands to said processing means that specify execution of selected ones of said stored data structure commands.
Claim 21
Independent Claim
76 words
A method for storing data in a memory, manipulating data in said memory and retrieving data from said memory comprising the steps of: dividing said memory into memory blocks; associating separate processing means with each of said memory blocks; storing data structure commands in said processing means characteristic of a selected set of manipulations of said data; and sending commands to said processing means that specify execution of selected ones of said stored data structure commands.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.