Patent JPS5876259U successfully refreshed from Google Patents.
Patent EP0264921A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0264921A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

A digital to analog converter

Assignee: NEC Corp
•
Filing: 1987-10-20
•
Granted: —
•
Expires: 2007-10-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a digital to analog converter, a digital signal is divided into two groups of upper bits and lower bits which are converted to a first and second analog signals respectively. The digital analog converter comprises means for adding a predetermined value of a signal to the lower bits. A carry signal in the addition of the predetermined value is applied to the upper bits. The upper and lower bits of the digital signal thus controlled are converted to a frist and second analog signals separately. Thereafter, the two signal are added to produce an analog signal after the second analog signal is attenuated by an attenuating factor depending on the number of the lower bits.

Inventors

  • 👤 Nami Inamasu

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-09 19:17
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/66; H03M1/68; H03M1/682; H03M1/74; H03M1/76; H03M1/765

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 132 words
A digital to analog converter comprising, means for adding a predetermined value of a signal to a digital signal to produce a controlled digital signal, means for converting upper bits of said controlled digital signal to a first analog signal, said upper bits being an upper group of two groups into which said controlled digital signal is divided, means for converting lower bits of said controlled digital signal to a second analog signal, said lower bits being a lower group of said two groups, means for attenuating said second analog signal by a predetermined attenuating factor depending on the number of said lower bits to produce an attenuated analog signal, and means for producing an analog signal in accordance with the addition of said first analog signal and attenuated second analog signal.
Claim 2
Dependent Claim 132 words
A digital to analog converter comprising, means for adding a predetermined value of a signal to a digital signal to produce a controlled digital signal, means for converting upper bits of said controlled digital signal to a first analog signal, said upper bits being an upper group of two groups into which said controlled digital signal is divided, means for converting lower bits of said controlled digital signal to a second analog signal, said lower bits being a lower group of said two groups, means for attenuating said second analog signal by a predetermined attenuating factor depending on the number of said lower bits to produce an attenuated analog signal, and means for producing an analog signal in accordance with the addition of said first analog signal and attenuated second analog signal.
Claim 3
Dependent Claim 185 words
A digital to analog converter according to claim 1, wherein said means for adding includes a half adder which is connected to an input terminal for the most significant bit of said lower bits, and half adders which are connected to input terminals for all of said upper bits such that a carry signal of said half adder for said lower bits is applied to one of said half adders which is for the least significant bit of said upper bits, carry signals of said half adders are applied to one of said half adders for an upper bit of said upper bits by one bit in turn, whereby an ouput of said half adder of said lower bits and digital signals of input terminals excluding the most significant bit of said lower bits are applied to said means for converting said lower bits, and outputs of said half adders of said upper bits and a carry signal of one of said half adders which is for the most significant bit of said upper bits are applied to said means for converting said upper bits.
Claim 4
Dependent Claim 131 words
A digital to analog converter according to claim 1, wherein said means for adding produces said controlled digital signal, said upper bits of which are increased in the number of bits by one bit, said means for converting said upper bits includes a decoder for decoding said upper bits excluding the most significant bit thereof to produce a first decoded signal, and a digital to analog converting means for producing said first analog signal in accordance with said first decoded signal and most significant bit of said upper bits, and said means for converting said lower bits includes a decoder for decoding said lower bits to produce a second decoded signal, and a digital to analog converting means for producing said second analog signal in accordance with said second decoded signal.
Claim 5
Dependent Claim 64 words
A digital to analog converter according to claim 1, wherein said means for converting said upper bits includes a plurality of current sources equal in the number thereof to said upper bits, said plurality of said current sources being turned on the content of said upper bits and the current amount thereof being changed depending on the position in regard to said upper bits.
Claim 6
Dependent Claim 72 words
A digital analog converter according to claim 1, wherein said means for adding produces said controlled digital signal, said upper bits of which are increased in the number of bits by one bit, said means for converting said upper bits includes a decoder for decoding said upper bits to produce a decoded signal, and a digital to analog converting means for producing said first analog signal in accordance with said decoded signal.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag