A fault detection signal transmission system
Abstract
Abstract The fault detection signal transmission system has a transmit terminal and a receive terminal. The transmit terminal comprises a fault detector (14), a multiplex conversion circuit (13) for producing a multiplex signal by multiplexing at least a parity check signal with an output signal of the transmit interface circuit to produce a multiplexed signal, a transmit parity check circuit (16) for checking parity of the multiplexed signal, and a parity check signal output circuit (15) responsive to the fault detection signal and an output signal of the transmit parity check circuit for, when the fault detection signal is representative of a fault, producing the parity check signal by inverting a logical state of the output signal of the transmit parity check circuit. The receive terminal comprises a demultiplex conversion circuit (21) for extracting from a received signal the parity check signal, a receive parity check circuit (25) for checking parity of the received signal, and a parity check signal comparison decision circuit (26) for deciding whether or not an apparatus fault exists by comparing the parity check signal extracted by the demultiplex conversion circuit and an output signal of the receive parity check circuit. This system transmits an apparatus fault detection signal without resorting to a particular time slot and, thus, improves the transmission efficiency.
Inventors
- 👤 Katsuhiro C/O Nec Corporation Sasaki
- 👤 Seiji C/O Nec Corporation Fukuda
Bibliographic Details
Claims Analysis
Total Claims: 4References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.