Temperature compensated BFL logic gate
Abstract
Abstract The invention relates to a logic gate of BFL type, that is to say "Buffered FET Logic", constructed with "normally conducting" transistors made with group III-V materials such as GaAs, and which is intended for fast logic operations. A BFL logic gate comprises an input stage (1, 2) and an output stage in which an intermediate transistor (3) fed by a current source (4) draws a current (ID) across an offsetting diode (5). If the temperature varies the voltage drop (VD) in the offsetting diode (5) varies, and the output signal (V0) may no longer clamp the input transistor (1') of a succeeding BFL gate. For temperature compensation, a compensating diode (9) is mounted within the bias (VGS) of the current-source transistor (4). The current (ID) drawn varies inversely with the drop in the voltage (Vc) in the compensating diode (9) and re-establishes the voltage drop (VD) in the offsetting diode (5). Application to fast logic circuits. <IMAGE>
Inventors
- 👤 Ernesto Perea
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.