Patent EP0249128A2 successfully refreshed from Google Patents.
EP0249128A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
TTL technology digital timing unit
Assignee: Bull HN Information Systems Italia SpA
•
Filing: 1987-06-02
•
Granted: —
•
Expires: 2007-06-02
Abstract
Abstract Timing unit for generating a timing signal for synchronous microprocessors (such as microprocessor 68020) in which an oscillator generates a base frequency equal to four times the timing frequency for the microprocessor, a frequency divider divides the base frequency by four and provides such timing frequency, and a shift register clocked by the base frequency and receiving in input a timing signal in output from the frequency divider, generates a mask signal,which is selectively applied to a control input of the frequency divider, depending on presence of one or more control signals, to inhibit the switching of the frequency divider thereby introducing in the phases of the timing frequency wait states equal to 1/4 (or mutliple thereof) of the timing frequency.
Inventors
- 👤 Ferruccio Zulian
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-31 04:03
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/64; H03K23/66; H03K23/662; G; G06; G06F; G06F1/00; G06F1/04; G06F1/06; H03K23/68
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
281 words
1) Timing unit for generating a timing signal for a data processing system using a synchronous microprocessor, said timing unit being capable of generating said timing signal with a normal timing period P and being capable of selectively modifying said period P by introducing wait states equal to 1/4 of said period P comprising: -an oscillator for generating a clock signal having period equal to 1/4 P, -a switching frequency divider, triggered by said clock signal and having a first switching control input for receiving a mask signal having one of two logiclelectrical levels, the switching of said frequency divider being enabled when said mask signal is at a first logiclelectrical level, thereby generating said timing signal with period P, the switching of said frequency divider being inhibited by said mask signal at the second fogic/electrical level, thereby introducing said wait states in said period, -a shift register, triggered by said clock signal and having a first input for receiving said timing signal and a second input for receiving a first control signal having one of two logiclelectrical levels, said shift register providing in output said mask signal at said first level when said control signal is at a first logic level, and providing in output said mask signal at said second level for a duration equal to 1/4.P and in preestablished phase relation as to said timing signal, when said first control signal is at a second logic level, said frequency divider and said shift register being composed of JK flip flops cascade connected, each connection between output of one of said flip flops and input of another of said flip flops being direct, without interposition of any logical element.
Claim 2
Dependent Claim
281 words
1) Timing unit for generating a timing signal for a data processing system using a synchronous microprocessor, said timing unit being capable of generating said timing signal with a normal timing period P and being capable of selectively modifying said period P by introducing wait states equal to 1/4 of said period P comprising: -an oscillator for generating a clock signal having period equal to 1/4 P, -a switching frequency divider, triggered by said clock signal and having a first switching control input for receiving a mask signal having one of two logiclelectrical levels, the switching of said frequency divider being enabled when said mask signal is at a first logiclelectrical level, thereby generating said timing signal with period P, the switching of said frequency divider being inhibited by said mask signal at the second fogic/electrical level, thereby introducing said wait states in said period, -a shift register, triggered by said clock signal and having a first input for receiving said timing signal and a second input for receiving a first control signal having one of two logiclelectrical levels, said shift register providing in output said mask signal at said first level when said control signal is at a first logic level, and providing in output said mask signal at said second level for a duration equal to 1/4.P and in preestablished phase relation as to said timing signal, when said first control signal is at a second logic level, said frequency divider and said shift register being composed of JK flip flops cascade connected, each connection between output of one of said flip flops and input of another of said flip flops being direct, without interposition of any logical element.
Claim 3
Dependent Claim
89 words
2) Timing unit as claimed in claim 1 wherein said shift register is comprised of a first and a second cascade connected flip flop, said first flip flop receiving said timing signal at one of the two JK inputs, said second flip flop receiving said first control signal at an asynchronous control input, and wherein said frequency divider is comprised of a third and a fourth cascade connected flip flop, said mask signal being input to at least one of the two J,K inputs of said third flip flop.
Claim 4
Dependent Claim
126 words
3) Timing unit as claimed in claim 1, wherein said shift register is comprised of a first (36)and a second cascade connected flip flop (37) and by a third (40) and fourth (33) flip flop, said third flip flop receiving said timing signal at an asynchronous input and said control signal at one of the two J,K inputs of said first and fourth flip flops, an output of said fourth flip flop being connected to an asynchronous input of said second flip flop, and wherein said frequency divider is comprised of a fifth and a sixth, cascade connected flip flop, said mask signal being output of said second flip flop and being presented as input to an asynchronous input of said fifth and sixth flip flop.
Claim 5
Dependent Claim
156 words
4) Timing unit as claimed in claim 1, further capable of selectively modifying said period P by introducing wait states multiples of 1/4 P comprising a second shift register triggered by said clock signal and having a first input for receiving said timing signal and a second input for receiving a second control signal having one of two logic levels, said second shift register producing in output a second mask signal at a first logic level when said second control signal is at a first logic level and producing in output said second mask signal at a second logic level for the duration of 1/2 P and in preestablished phase relation as to said timing signal, when said second control signal is at a second logic level, said second mask signal being input to a second control input of said frequency divider and inhibiting the switching of said frequency divider, when at said second logic level.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.