Patent EP0221666A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0221666A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Improvements in or relating to hard copy and signal storage systems

Assignee: Seiko Instruments Inc
•
Filing: 1986-09-29
•
Granted: —
•
Expires: 2006-09-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A signal storage system in which a plurality of selectable graphic terminals (GR1...GR4) are connectable through a multiplexer device (13) to signal utilisation means (17) is characterised in that the multiplexer device (13) includes channel switching means (14) and a channel discrimination signal output circuit (15), and the signal utilisation means (17) include a channel discrimination recognition circuit (20), fed from the signal output circuit (15), a signal take-in element (18) fed from the switching means (14), a signal storage circuit (19) supplied with signals from the element (18), a memory (22) in which regulation and specification values appropriate to said graphic terminals (GR1 to GR4) are stored and a central processing unit (CPU) providing correct regulation by controlling the element (18) in accordance with information stored in the memory (22), whereby the need for regulation in the multiplexer device (13) is avoided, enabling said device to be of simple and inexpensive construction. Figure 1 shows four graphic terminals GR1 to GR4 feeding into a multiplexer (13) which comprises channel switching means (14) and a channel output circuit (15). A hard copy system in the block (17) has a video signal take-in element connected to the switching means (14), a channel recognition circuit connected to the output circuit (15), a picture signal store (19), a RAM (22) and a CPU (21) in control operative association with the element (18), signal storage circuit (19), channel discrimination recognition circuit (20) and memory (22).

Inventors

  • 👤 Kaneo Seiko Instrument & Yamaguchi
  • 👤 Fumihiro Seiko Instrument & Tanaka
  • 👤 Yoshio Seiko Instrument & Shimada
  • 👤 Kenichi Seiko Instrument & Matsushima
  • 👤 Shinya Seiko Instrument & Watanabe

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-07 19:11
CPC Classifications
G; G06; G06K; G06K15/00; G06F; G06F3/00; G06F3/14; G06F3/153; G06K2215/00; G06K2215/0082; G06K2215/0091

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 142 words
A signal storage system in which a plurality of selectable graphic terminals (GR1...GR4) are connectable through a multiplexer device (13) to signal utilisation means (17) characterised in that the multiplexer device (13) includes channel switching means (14) and a channel discrimination signal output circuit (15), and the signal utilisation means (17) include a channel discrimination recognition circuit (20), fed from the signal output circuit (15), a signal take-in element (18) fed from the switching means (14), a signal storage circuit (19) supplied with signals from the element (18), a memory (22) in which regulation and specification values appropriate to said graphic terminals (GR1 to GR4) are stored, and a central processing unit (CPU) providing correct regulation by controlling the element (18) in accordance with information stored in the memory (22), whereby the need for regulation in the multiplexer device (13) is avoided.
Claim 2
Dependent Claim 142 words
A signal storage system in which a plurality of selectable graphic terminals (GR1...GR4) are connectable through a multiplexer device (13) to signal utilisation means (17) characterised in that the multiplexer device (13) includes channel switching means (14) and a channel discrimination signal output circuit (15), and the signal utilisation means (17) include a channel discrimination recognition circuit (20), fed from the signal output circuit (15), a signal take-in element (18) fed from the switching means (14), a signal storage circuit (19) supplied with signals from the element (18), a memory (22) in which regulation and specification values appropriate to said graphic terminals (GR1 to GR4) are stored, and a central processing unit (CPU) providing correct regulation by controlling the element (18) in accordance with information stored in the memory (22), whereby the need for regulation in the multiplexer device (13) is avoided.
Claim 3
Dependent Claim 41 words
A system as claimed in claim 1 further characterised in that the graphic terminals (GR1 to GR4) have component colour video signals (RGB); the memory (22) is a random access memory (RAM); and the switching means (14) is comprised of relays.
Claim 4
Dependent Claim 157 words
A hard copy system in which hard copies are obtained from a plurality of graphic terminals having RGB video signals, characterised in that said system comprises a) a multiplexer device (13) which is provided with video signal inputs over a plurality of channels (12) and includes a channel discrimination signal output circuit (15) b) a channel recognition circuit (20) which identifies a channel in accordance with said channel discrimination signal, c) a memory (22) in which regulation values employed in the taking-in of video signals are secured for the plurality of channels, d) a controlling means (21) which reads the regulation value of a selected channel out of said memory means (22) and controls a video signal take-in element (18), and (e) a picture storing circuit (19) which stores as a picture video signals converted into digital signals under the control of said controlling means (21), picture printing being effected by the signals in said circuit (19).
Claim 5
Dependent Claim 157 words
A hard copy system in which hard copies are obtained from a plurality of graphic terminals having RGB video signals, characterised in that said system comprises a) a multiplexer device (13) which is provided with video signal inputs over a plurality of channels (12) and includes a channel discrimination signal output circuit (15) b) a channel recognition circuit (20) which identifies a channel in accordance with said channel discrimination signal, c) a memory (22) in which regulation values employed in the taking-in of video signals are secured for the plurality of channels, d) a controlling means (21) which reads the regulation value of a selected channel out of said memory means (22) and controls a video signal take-in element (18), and (e) a picture storing circuit (19) which stores as a picture video signals converted into digital signals under the control of said controlling means (21), picture printing being effected by the signals in said circuit (19).

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag