EP0215526A2 — Data communication system

Claim 1

Independent Claim 116 words

Data communication system including a packet switching network (PSN), a plurality of user circuits (UC), and a plurality of sender/receiver circuits (SEND/REC) each coupled between said network (PSN) and at least one of said user circuits (UC), each sender circuit (SEND) of an originating sender/receiver circuit being able to transmit packets received from an originating user circuit on said network and each receiver circuit (REC) of a destination sender/receiver circuit coupled to a destination user circuit including a timing circuit (TC) to subject received packets to a delay (T), characterized in that said delay (T) is so chosen that with a predetermined probability the errors in delayed packets are always less than a predetermined value (A).

Claim 2

Dependent Claim 116 words

Data communication system including a packet switching network (PSN), a plurality of user circuits (UC), and a plurality of sender/receiver circuits (SEND/REC) each coupled between said network (PSN) and at least one of said user circuits (UC), each sender circuit (SEND) of an originating sender/receiver circuit being able to transmit packets received from an originating user circuit on said network and each receiver circuit (REC) of a destination sender/receiver circuit coupled to a destination user circuit including a timing circuit (TC) to subject received packets to a delay (T), characterized in that said delay (T) is so chosen that with a predetermined probability the errors in delayed packets are always less than a predetermined value (A).

Claim 3

Dependent Claim 114 words

Data communication system according to claim 1, characterized in that the chosen value (Tm) of said delay (T) is such that it satisfies the relation wherein : L is the packet length in bits; A is said predetermined value; L(Tm) is the value for T2 = Tm of the average accepted packet length L(T2) given by with : P(t) the cumulative probability of the delay of a packet over a said network, P(t) having a probability density p(t); T2 the total delay of a packet over the network (PSN) and in said timing circuit (TC); L-i the number of bits of a packet supplied towards said destination user circuit; B the bit transmission speed.

Claim 4

Dependent Claim 88 words

Data communication system according to claim 1, characterized in that the sender and receiver of each of said sender/receiver tSEND/REC) include a packetizer circuit (PA) and a depacketizer circuit (DPA) respectively, that said originating user circuit is able to generate a continuous bitstream which is transformed into packets in the packetizer circuit (PA) of said originating sender/receiver circuit, and that the depacketizer circuit (DPA) of said destination sender/receiver circuit is able to transform received packets into a continuous bitstream which is then sent to said destination user circuit.

Claim 5

Dependent Claim 164 words

Data communication system according to claim 1, characterized in that the input of the receiver of each of said sender/receiver circuits (SEND/REC) is coupled to a buffer unit (BU) and to a packet recognition circuit tPRC) which is itself coupled to said timing circuit (TC) having access to a packet search circuit (PSC), said buffer unit (BU) storing the received packets and said packet recognition circuit (PRC) being able to recognize the first (DPO) of the received packets and to then activate said timing circuit (TC) which counts said chosen time delay (Tm) and then operates said packet search circuit (PSC) which transfers the packets stored in said buffer unit in the right order towards said destination user circuit starting with said first packet and in such a way that all the packets are subjected to the same total delay (T2 = to + Tm) as that to which said first packet is subjected in said network (PSN) and in said timing circuit (TC).

Claim 6

Dependent Claim 70 words

Data communication system according to claim 4, characterized in that said buffer unit (BU) has a size corresponding to a buffer delay (Tr) satisfying the relation wherein : Q is the probability, close to 1, that Tr >= T2; Tr is said buffer delay; Tm is said chosen time delay; T2 is said total delay; p(t) is the probability density function of the delay of a packet in the network.

Claim 7

Dependent Claim 89 words

Data communication system according to claim 1, characterized in that each of said sender/receiver circuits includes a clock (CL), that the sender of said originating sender/receiver circuit includes means (SC, CC) for transmitting on said network tPSN) a series of sender clock position containing packets (SPO/n-1), DPO), and that the receiver of said destination sender/receiver circuit includes a packet recognition circuit (PRC) which is able to recognize said sender clock position containing packets and to adjust the receiver clock in function of the sender position contained in said packets.

Claim 8

Dependent Claim 91 words

Data communication system according to claim 6, characterized in that said packet recognition circuit (PRC) includes comparator means and performs said receiver clock adjustment by making first the receiver clock equal or substantially equal to the sender clock position contained in the first (SPO) of said sender clock position containing packets (SPO/n-1, DPO) and in then adjusting the receiver clock each time said comparator means indicate that the clock position contained in a clock position containing packet following the first packet is smaller than the position of the running receiver clock.

Claim 9

Dependent Claim 43 words

Data communication system according to claim 6, characterized in that said sender clock position containing packets (SPO/n-1. DPO) comprise a plurality of synchronization packets (SPO/n-1) and a first data packet (DPO) of a plurality of data packets following said plurality of synchronization packets.

Claim 10

Dependent Claim 94 words

Data communication system according to claim 8, characterized in that the input of the receiver of each of said sender/receiver circuits (SEND/REC) is coupled to a buffer unit (BU) which is itself coupled to said timing circuit (TC), said packet recognition circuit (PRC) being able to inhibit and allow the storage of said synchronization and data packets in said buffer unit (BU) respectively and to activate said timing circuit (TC) after said clock adjustment has been performed or a predetermined time interval (Tl) after the receipt of the last (SPn-1) of said synchronization packets.

Claim 11

Dependent Claim 61 words

Data communication system according to claim 9, characterized in that said timing circuit (TC) is coupled to a packet search circuit (PSC) and operates said packet search circuit (PSC) after having counted said chosen time delay (T), said packet search circuit (PSC) when operated transferring the packets stored in said buffer unit in the right order towards said destination user circuit.

Claim 12

Dependent Claim 31 words

Data communication system according to claims 3 and 4 or to characterized in that said packet search circuit (PRC) is coupled to said destination user circuit via said depacketizer circuit (DPA).

Claim 13

Dependent Claim 6 words

Data communication system according to claim

Claim 14

Dependent Claim 38 words

9, characterized in that said buffer unit (BU) has a size corresponding to a delay (Tr) satisfying the relation p2(t)dt wherein Q is the probability, close to 1, that Tr >= T2; Tr is the said buffer delay;

Claim 15

Dependent Claim 38 words

9, characterized in that said buffer unit (BU) has a size corresponding to a delay (Tr) satisfying the relation p2(t)dt wherein Q is the probability, close to 1, that Tr >= T2; Tr is the said buffer delay;

Claim 16

Dependent Claim 42 words

T2 is the total delay constituted by the sum of the delay in said timing circuit (TC) and the estimation error (-te) between said sender and receiver clocks after said adjustment; p2(t) is the probability density function of said total delay (T2).

Claim 17

Dependent Claim 42 words

T2 is the total delay constituted by the sum of the delay in said timing circuit (TC) and the estimation error (-te) between said sender and receiver clocks after said adjustment; p2(t) is the probability density function of said total delay (T2).

Claim 18

Dependent Claim 28 words

Data communication system according to claim 11, characterized in that p2(t) = pl(T-t) wherein T is said delay; pl(t) is the probability density function of said estimation error.

Claim 19

Dependent Claim 44 words

Data communication system according to claim 1, characterized in that for said network (PSN) one has : and wherein : P(t) is the cumulative probability function of the network delay; p(t) is the probability density function of P(t); 2/q is the average network delay.

Claim 20

Dependent Claim 33 words

Data communication system according to claim 1, characterized in that the sender of each of said sender/receiver circuits includes a delay unit (DTs) for additionally delaying said packets before transmission on said network.

Claim 21

Dependent Claim 119 words

Data communication system including a packet switching network (PSN), a plurality of user circuits (UC) and a plurality of sender/receiver circuits (SEND/REC) each including a clock (CL) and being coupled between said network (PSN) and at least one of said user circuits (UC), each sender circuit (SEND) of an originating sender/receiver circuit being able to transmit packets, containing sender clock position information, on said network and each receiver circuit (REC) of a destination sender/receiver circuit being able to synchronize its clock with that of the sender in function of the clock information received with said packets, characterized in that at most the last (DPO) of said packets includes data which are fed to said destination user circuit after synchronization.

Claim 22

Dependent Claim 119 words

Data communication system including a packet switching network (PSN), a plurality of user circuits (UC) and a plurality of sender/receiver circuits (SEND/REC) each including a clock (CL) and being coupled between said network (PSN) and at least one of said user circuits (UC), each sender circuit (SEND) of an originating sender/receiver circuit being able to transmit packets, containing sender clock position information, on said network and each receiver circuit (REC) of a destination sender/receiver circuit being able to synchronize its clock with that of the sender in function of the clock information received with said packets, characterized in that at most the last (DPO) of said packets includes data which are fed to said destination user circuit after synchronization.

Claim 23

Dependent Claim 113 words

Data communication system including a packet switching network (PSN), a plurality of user circuits (UC) and a plurality of sender/receiver circuits (SEND/REC) each including a clock (CL) and being coupled between said network (PSN) and at least one of said user circuits (UC), each sender circuit (SEND) of an originating sender/receiver circuit being able to transmit packets, containing sender clock position information, on said network and each receiver circuit (REC) of a destination sender/receiver circuit being able to synchronize its clock with that of the sender in function of the clock information received with said packets, characterized in that said packets do not include data to be fed to said destination user circuit.

Claim 24

Dependent Claim 113 words

Data communication system including a packet switching network (PSN), a plurality of user circuits (UC) and a plurality of sender/receiver circuits (SEND/REC) each including a clock (CL) and being coupled between said network (PSN) and at least one of said user circuits (UC), each sender circuit (SEND) of an originating sender/receiver circuit being able to transmit packets, containing sender clock position information, on said network and each receiver circuit (REC) of a destination sender/receiver circuit being able to synchronize its clock with that of the sender in function of the clock information received with said packets, characterized in that said packets do not include data to be fed to said destination user circuit.

Data communication system

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag