Patent EP0213864A2 successfully refreshed from Google Patents.
EP0213864A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Balun circuits
Assignee: Plessey Overseas Ltd
•
Filing: 1986-08-18
•
Granted: —
•
Expires: 2006-08-18
Abstract
Abstract A Balun circuit for an integrated circuit having a small area and constructed using known semi-conductor fabrication processes. The balun circuit comprises two metallic strips (3,5) on a dielectric substrate (1) the strips (3,5) being substantially parallel to one another with a gap (7) there between and the second strip (5) having a length (21) to be equal to a quarter wavelength of the input signal, the values of the gap and strip widths (13,19) being predetermined such that the output impedances of the first and second metallic strips (3,5) respectively are substantially equal.
Inventors
- 👤 Christopher Hunter Oxley
- 👤 Anthony James Holden
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-07 23:08
CPC Classifications
H; H01; H01P; H01P5/00; H01P5/08; H01P5/10
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
134 words
A Balun circuit for an input signal of a particular wavelength comprising:- a dielectric substrate, a first metallic strip on the surface of the substrate having an input to receive the input to receive the input signal and a first output; and, a second metallic strip, also on the surface of the substrate with a second output and with an end pinned to a reference voltage, the first and second metallic strips being substantially parallel to one another with a gap there between whereby the strips mutually electrically induct the second metallic strip having a length to be equal to a quarter the wavelength of the input signal, the values of the gap and strip widths being predetermined such that the output impedances of the first and second metallic strips respectively are substantially equal.
Claim 2
Dependent Claim
134 words
A Balun circuit for an input signal of a particular wavelength comprising:- a dielectric substrate, a first metallic strip on the surface of the substrate having an input to receive the input to receive the input signal and a first output; and, a second metallic strip, also on the surface of the substrate with a second output and with an end pinned to a reference voltage, the first and second metallic strips being substantially parallel to one another with a gap there between whereby the strips mutually electrically induct the second metallic strip having a length to be equal to a quarter the wavelength of the input signal, the values of the gap and strip widths being predetermined such that the output impedances of the first and second metallic strips respectively are substantially equal.
Claim 3
Dependent Claim
33 words
A Balun circuit as claimed in claim 1 wherein the outputs of the first and second metallic strips are fed to a long-tailed transistor pair giving a balanced signal output from that pair.
Claim 4
Dependent Claim
19 words
A Balun circuit as claimed in claim 1 or 2 wherein the reference voltage is zero volts or earth.
Claim 5
Dependent Claim
17 words
A Balun circuit as claimed in any preceding claim wherein the substrate material is a dielectric material.
Claim 6
Dependent Claim
20 words
A Balun circuit as claimed in any of claims 1 to 4 wherein the substrate material is a semiconductor material.
Claim 7
Dependent Claim
15 words
A Balun circuit as claimed in claim 4 wherein the dielectric material is a ceramic.
Claim 8
Dependent Claim
15 words
A Balun circuit as claimed in claim 5 wherein the semiconductor material is gallium arsenide.
Claim 9
Dependent Claim
25 words
A Balun circuit as claimed in any preceding claim wherein the gap between the first and second metallic strips is between 10 and 1000 micrometres.
Claim 10
Dependent Claim
25 words
A Balun circuit as claimed in any preceding claim wherein the widths of the first and second metallic strips are between 10 and 1000 micrometres.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.