Patent EP0171305A1 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0171305A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Calculation circuit for the discrete Fourier transform

Assignee: Thales SA
•
Filing: 1985-06-27
•
Granted: —
•
Expires: 2005-06-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from French L'invention se rapporte principalement à un circuit de calcul de transformée de Fourier discrète. Le circuit selon l'invention comporte un multiplieur (41) et deux additionneurs (43, 42) permettant d'effectuer le calcul de la transformée de Fourier discrète en décrivant un chemin de donnée appelé papillon (à cause de sa forme). Le circuit selon l'invention comporte des processeurs d'adresse (128) susceptibles de permettre d'alimenter en données lesdits multiplieur et additionneurs de façon continue à la cadence de l'horloge de synchronisation. Avantageusement pour accélèrer encore les calculs le processeur (500) comporte une mémoire (130, 131) permettant de diminuer le temps d'accès en donnée. Avantageusement la mémoire est partagée en deux parties (130 et 131) chacune desdites parties jouant alternativement le rôle de mémoire de calcul et de mémoire des entrées-sorties assurant le transfert de données avec une mémoire externe au processeur (510). The invention relates mainly to a discrete Fourier transform calculation circuit. The circuit according to the invention comprises a multiplier (41) and two adders (43, 42) making it possible to calculate the discrete Fourier transform by describing a data path called a butterfly (because of its shape). The circuit according to the invention includes address processors (128) capable of supplying data to said multiplier and adders continuously at the rate of the synchronization clock. Advantageously, to further speed up the calculations, the processor (500) includes a memory (130, 131) making it possible to reduce the data access time. Advantageously, the memory is divided into two parts (130 and 131) each of said parts alternately playing the role of calculation memory and of input-output memory ensuring the transfer of data with an external memory to the processor (510).

Inventors

  • 👤 Gérard Bergeon
  • 👤 Claude Legendre
  • 👤 Marc Muller
  • 👤 Philippe Cros
  • 👤 Jean-Louis Lemaire

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-03 03:16
CPC Classifications
G; G06; G06F; G06F17/00; G06F17/10; G06F17/14; G06F17/141; G06F17/142

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

US3875391A Cited
EP0083967A2 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag