Patent EP0159546A1 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0159546A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Digital graphic equalizer

Assignee: Sony Corp
•
Filing: 1985-03-21
•
Granted: —
•
Expires: 2005-03-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital graphic equalizer of the type which includes a pulse-sequence generator for producing a sequence of pulse signals, a first digital signal processor (13 L) supplied with the sequence of pulse signals so as to filter the same, a D/A (digital-to-analog) converter (17 L) supplied with the output signal from the first digital signal processor so as to produce a measuring noise, an emanator for emanating the measuring noise in a listening environment, a detector for detecting the measuring noise, the frequency response of which is changed in the listening environment further comprising an A/D (analog-to-digital) converter (12 R) supplied with the detected measuring noise and producing digital signals representing the amplitude of the detected measuring noise, a second digital signal processor (13 R) supplied with the digital signals from the A/D converter so as to produce a plurality of frequency-divided signals, and a spectrum analyzer for receiving the plurality of frequency-divided signals so as to analyze the frequency response of the detected noise.

Inventors

  • 👤 Naohisa Kitazato
  • 👤 Osamu Hamada

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-04 22:58
CPC Classifications
H; H03; H03H; H03H17/00; H03G; H03G5/00; H03G5/16; H03G5/165; H03G5/005; H04; H04R; H04R27/00

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 160 words
A digital graphic equalizer comprising: a) a pulse-sequence generator for producing a sequence of pulse signals; b) first digital signal processor means supplied with said sequence of pulse signals and filtering the sequence of said pulse signals; c) digital-to-analog converter means supplied with an output signal from said first digital signal processor means so as to produce a measuring noise; d) means for emanating said measuring noise in a listening environment; and e) means for detecting said measuring noise the frequency response of which is changed in said listening environment; characterized by f) analog-to-digital converter means supplied with said detected measuring noise and producing digital signals representing the amplitude of said detected measuring noise; g) second digital signal processor means supplied with the digital signals from said analog-to-digital converter means and producing a plurality of frequency-divided signals; and h) spectrum analyzer means for receiving said plurality of frequency-divided signals so as to analyze the frequency response of the detected noise.
Claim 2
Dependent Claim 160 words
A digital graphic equalizer comprising: a) a pulse-sequence generator for producing a sequence of pulse signals; b) first digital signal processor means supplied with said sequence of pulse signals and filtering the sequence of said pulse signals; c) digital-to-analog converter means supplied with an output signal from said first digital signal processor means so as to produce a measuring noise; d) means for emanating said measuring noise in a listening environment; and e) means for detecting said measuring noise the frequency response of which is changed in said listening environment; characterized by f) analog-to-digital converter means supplied with said detected measuring noise and producing digital signals representing the amplitude of said detected measuring noise; g) second digital signal processor means supplied with the digital signals from said analog-to-digital converter means and producing a plurality of frequency-divided signals; and h) spectrum analyzer means for receiving said plurality of frequency-divided signals so as to analyze the frequency response of the detected noise.
Claim 3
Dependent Claim 32 words
, 2. A digital graphic equalizer according to claim 1, in which said first digital signal processor means produces a measuring noise the frequency response of which equals to - 3 dB/oct..
Claim 4
Dependent Claim 17 words
A digital graphic equalizer according to claim 2, in which said measuring noise comprises a pink noise.
Claim 5
Dependent Claim 18 words
A digital graphic equalizer according to claim 3, in which said pulse-sequence generator comprises an M-sequence code generator.
Claim 6
Dependent Claim 20 words
A digital graphic equalizer according to claim 1, in which said digital signal processor means comprises a cascade-connected low-pass filters.
Claim 7
Dependent Claim 106 words
A digital graphic equalizer according to claim 5, in which each of said low-pass filters comprises an input adder having first and second input terminals and an output terminal, the first input terminal of which is supplied with the output of said M-sequence code generator; an output adder having first and second input terminals and an output terminal; and delay circuit means having an input terminal connected to the output terminal of said input adder and the first input terminal of said output adder, the output terminal of which is connected to the second terminals of-said input and output adders through first and second multipliers, respectively.
Claim 8
Dependent Claim 18 words
A digital graphic equalizer according to claim 1, in which said spectrum analyzer means includes a logarithmic compressor.
Claim 9
Dependent Claim 17 words
A digital graphic equalizer according to claim 1, further including a memory for storing said compensating characteristics.
Claim 10
Dependent Claim 17 words
A digital graphic equalizer according to claim 8, in which said memory comprises a random access memory.

References Cited (Backward Citations)

GB2068678A Cited
WO1981002658A1 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag