Patent US2747683A successfully refreshed from Google Patents.
Patent US4528884A successfully refreshed from Google Patents.
Patent EP0155215A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0155215A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

High electron mobility semiconductor device employing selectively doped heterojunction

Assignee: Fujitsu Ltd
•
Filing: 1985-03-08
•
Granted: —
•
Expires: 2005-03-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In order to manufacture an IC comprising high electron mobility semiconductor devices, it is necessary to make the carriers in channel layer not to loose their high mobility by thermal treatment during the IC fabrication process. It has been found that the mobility of the two dimensional electron gas (2DEG) is lost by scattering of ionized impurity diffused from doped layer into spacer layer which separates the 2DEG in channel layer from the doped layer. A multilayered structure is proposed including a channel layer (12) made of i-GaAs and formed on a high resistivity GaAs substrate (11), a first spacer layer (13) of undoped Al x Ga 1-x As, a second spacer layer (14) of i-GaAs and a doped layer of n-Al x Ga 1 - x As. The thickness of the second spacer layer (14) is approximately 2 x 10- 9 m, and that of the first spacer is approximately 4x 10 -9 m. A high electron mobility transistor, having such a structure could withstand a heat treatment at 750° C for 10 min. and at more than 950° C for 10 sec. for annealing, the second spacer (14) preventing the diffusion of impurity.

Inventors

  • 👤 Tsuguo Inata
  • 👤 Shigehiko Sasa

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-01 22:41
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/475; H10D30/4755; H10D30/473; H10D30/4732

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 153 words
High electron mobility semiconductor device comprising : - a channel layer (12) made from undoped gallium arsenide (i-GaAs) layer; - a first spacer layer(13) made from undoped aluminum gallium arsenide (i-Al x-1 As) fabricated contiguous to said channel layer and forming an heterojunction therewith; and - an n-type aluminum gallium arsenide (n-AlxGal-xAs) layer (15); said device being characterized in that it further comprises : a second spacer layer (14) made from undoped gallium arsenide (i-GaAs) and located between said first spacer layer (13) and said n-Al x Ga 1-x As layer (15) and contiguous thereto, said second spacer layer (14) having a thickness to prevent the diffusion of impurity from said n-type aluminum gallium arsenide layer (15) to said channel layer (12), and the total thickness of said first and second spacers (13,14) being such as to accumulate a two dimensional electron gas (2DEG) in said channel layer (12) close to said heterojunction.
Claim 2
Dependent Claim 153 words
High electron mobility semiconductor device comprising : - a channel layer (12) made from undoped gallium arsenide (i-GaAs) layer; - a first spacer layer(13) made from undoped aluminum gallium arsenide (i-Al x-1 As) fabricated contiguous to said channel layer and forming an heterojunction therewith; and - an n-type aluminum gallium arsenide (n-AlxGal-xAs) layer (15); said device being characterized in that it further comprises : a second spacer layer (14) made from undoped gallium arsenide (i-GaAs) and located between said first spacer layer (13) and said n-Al x Ga 1-x As layer (15) and contiguous thereto, said second spacer layer (14) having a thickness to prevent the diffusion of impurity from said n-type aluminum gallium arsenide layer (15) to said channel layer (12), and the total thickness of said first and second spacers (13,14) being such as to accumulate a two dimensional electron gas (2DEG) in said channel layer (12) close to said heterojunction.
Claim 3
Dependent Claim 36 words
A high electron mobility semiconductor device according to claim 1, characterized in that it comprises a substrate (11) made of high resistivity gallium arsenide, on which said channel layer (12) is fabricated contiguous to the substrate.
Claim 4
Dependent Claim 35 words
A high electron mobility semiconductor device according to any one of claims 1 or 2, characterized in that said total thickness of said first and second spacer layers (13,14) is less than 10x10 -9 m.
Claim 5
Dependent Claim 36 words
A high electron mobility semiconductor device according to any one of claims 1 to 3, characterized in that the thickness of said second spacer layer (14) is comprised between substantially 1.5x10 -9 and 3x10 -9 m.
Claim 6
Dependent Claim 36 words
A high electron mobility semiconductor device according to any one of claims 1 to 4, characterized in that the thickness of said first spacer layer (13) is comprised between substantially 2x10 -9 and 4x10 -9 m.
Claim 7
Dependent Claim 36 words
A high electron mobility semiconductor device according to any one of claims 1 to 5, characterized in that the aluminum composition x in the first Al x Ga 1-x As spacer layer (13) is substantially 0.3.
Claim 8
Dependent Claim 34 words
A high electron mobility semiconductor device according to any one of claims 1 to 6, characterized in that the aluminum composition x in the n-Al x Ga 1-x As layer (15) is substantially 0.3.
Claim 9
Dependent Claim 31 words
A high electron mobility semiconductor device according to any one of claims 1 to 7, characterized in that said n-type Al x Ga 1-x As layer (15) is doped with silicon.
Claim 10
Dependent Claim 26 words
A high electron mobility semiconductor device according to claim 8, characterized in that the dose of silicon is approximately 1 x 10 18 cm -3 .
Claim 11
Dependent Claim 29 words
A high electron mobility semiconductor device according to any one of claims 1 to 9, characterized in that the thickness of said channel layer (12) is approximately 0.5 µm.
Claim 12
Dependent Claim 235 words
A high electron mobility semiconductor device, characterized in that it comprises : a substrate (11) made of high resistivity GaAs; a channel layer (13) made of undoped gallium arsenide (i-GaAs) layer of approximately 0.5 pm thick; a first spacer layer (13) made from undoped aluminum gallium arsenide (i-Al x Ga 1-x As) having a thickness of approximately 4x10 -9 m and fabricated contiguous to said channel layer (12); a second spacer layer (14) made from undoped gallium arsenide (i-GaAs) having a thickness of approximately 2xlo -9 m and fabricated contiguous to said first spacer layer (13); a first n-type aluminum gallium arsenide (n-Al x Ga 1-x As) layer (15) having a thickness of approximately 60x10 -9 m fabricated contiguous to said second spacer layer (14); a second n-type gallium arsenide (n-GaAs) layer (16) having a thickness of approximately 50xlo -9 m fabricated contiguous to said first n-type aluminum gallium arsenide (n-Al x Ga 1-x As) layer (15); a recess fabricated in said second n-type gallium arsenide (n-GaAs) layer (16) to expose the first n-Al x Ga 1-x As layer (15); n-type regions (17) highly doped with selenium (Se)and reaching the channel region (12) from the surface of the second n-GaAs layer (16); a gate electrode (20) contacted to said first n-Al x Ga 1-x As layer (15) in said recess; and source and drain electrodes (18,19) respectively connected to said highly doped n-type regions (17).
Claim 13
Dependent Claim 235 words
A high electron mobility semiconductor device, characterized in that it comprises : a substrate (11) made of high resistivity GaAs; a channel layer (13) made of undoped gallium arsenide (i-GaAs) layer of approximately 0.5 pm thick; a first spacer layer (13) made from undoped aluminum gallium arsenide (i-Al x Ga 1-x As) having a thickness of approximately 4x10 -9 m and fabricated contiguous to said channel layer (12); a second spacer layer (14) made from undoped gallium arsenide (i-GaAs) having a thickness of approximately 2xlo -9 m and fabricated contiguous to said first spacer layer (13); a first n-type aluminum gallium arsenide (n-Al x Ga 1-x As) layer (15) having a thickness of approximately 60x10 -9 m fabricated contiguous to said second spacer layer (14); a second n-type gallium arsenide (n-GaAs) layer (16) having a thickness of approximately 50xlo -9 m fabricated contiguous to said first n-type aluminum gallium arsenide (n-Al x Ga 1-x As) layer (15); a recess fabricated in said second n-type gallium arsenide (n-GaAs) layer (16) to expose the first n-Al x Ga 1-x As layer (15); n-type regions (17) highly doped with selenium (Se)and reaching the channel region (12) from the surface of the second n-GaAs layer (16); a gate electrode (20) contacted to said first n-Al x Ga 1-x As layer (15) in said recess; and source and drain electrodes (18,19) respectively connected to said highly doped n-type regions (17).

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag