Patent EP0143591A2 successfully refreshed from Google Patents.
EP0143591A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Sense amplifier
Assignee: Motorola Solutions Inc
•
Filing: 1984-11-20
•
Granted: —
•
Expires: 2004-11-20
Abstract
Abstract A sense amplifier (11) is coupled to a pair of bit lines (35, 36) for detecting and amplifying a voltage differential therebetween. The sense amplifier (10) has a first differential amplifier (18) coupled to the pair of bit lines (35, 36) enabled in response to a first signal. The sense amplifier also has a second differential amplifier (19) coupled to the pair of bit lines (35, 36) which is enabled a predetermined time duration following the occurrence of the first signal.
Inventors
- 👤 Perry H. Pelley Iii
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-31 03:56
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C7/00; G11C7/06; G11C7/065; G11C11/409; G11C11/4091; H; H03; H03F; H03F3/00
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
162 words
A sense amplifier coupled to a pair of bit lines for sensing and amplifying a voltage differential between the pair of bit lines, comprising: a first cross-coupled transistor amplifier coupled to the pair of bit lines enabled in response to a first signal; a first transistor having a first current electrode coupled to a first bit line of the pair of bit lines, a control electrode coupled to a second bit line of the pair of bit lines, and a second current electrode; a second transistor having a first current electrode coupled to the second bit line, a control electrode coupled to the first bit line, and a second current electrode coupled to the second current electrode of the first transistor; and a third transistor having a first current electrode coupled to the second current electrodes of the first and second transistors, a control electrode for receiving a second signal, and a second current electrode coupled to a first power supply terminal.
Claim 2
Dependent Claim
162 words
A sense amplifier coupled to a pair of bit lines for sensing and amplifying a voltage differential between the pair of bit lines, comprising: a first cross-coupled transistor amplifier coupled to the pair of bit lines enabled in response to a first signal; a first transistor having a first current electrode coupled to a first bit line of the pair of bit lines, a control electrode coupled to a second bit line of the pair of bit lines, and a second current electrode; a second transistor having a first current electrode coupled to the second bit line, a control electrode coupled to the first bit line, and a second current electrode coupled to the second current electrode of the first transistor; and a third transistor having a first current electrode coupled to the second current electrodes of the first and second transistors, a control electrode for receiving a second signal, and a second current electrode coupled to a first power supply terminal.
Claim 3
Dependent Claim
118 words
The sense amplifier of claim 1 wherein the first amplifier comprises: a fourth transistor having a first current electrode coupled to the first bit line, a control electrode coupled to the second bit line, and a second current electrode; a fifth transistor having a first current electrode coupled to the second bit line, a control electrode coupled to the first bit line, and a second current electrode coupled to the second current electrode of the fourth transistor; and a sixth transistor having a first current electrode coupled to the second current electrodes of the fourth and fifth transistors, a control electrode for receiving the first signal, and a second current electrode coupled to a second power supply terminal.
Claim 4
Dependent Claim
28 words
The sense amplifier of claim 2 wherein the first, second, and third transistors are N channel transistors, and the fourth, fifth, and sixth transistors are P channel transistors.
Claim 5
Dependent Claim
46 words
The sense amplifier of claim 3 further comprising a seventh transistor having a first current electrode coupled to the first current electrode of the third transistor, a control electroae for receiving a third signal, and a second current electrode coupled to the first power supply terminal.
Claim 6
Dependent Claim
15 words
The sense amplifier of claim 4 wherein the seventh transistor is an N channel transistor.
Claim 7
Dependent Claim
48 words
The sense amplifier of claim 5 wherein the third, sixth, and seventh transistors each have a gain, the gain of the seventh transistor being greater than the gain of the sixth transistor, and the gain of the sixth transistor being greater than the gain of the third transistor.
Claim 8
Dependent Claim
55 words
In a sense amplifier having a first and a second differential amplifier, each coupled to a pair of bit lines for amplifying a voltage differential therebetween, a method comprising the steps of: enabling the first differential amplifier; and enabling the second differential amplifier a predetermined time duration following the enabling of the first differential amplifier.
Claim 9
Dependent Claim
55 words
In a sense amplifier having a first and a second differential amplifier, each coupled to a pair of bit lines for amplifying a voltage differential therebetween, a method comprising the steps of: enabling the first differential amplifier; and enabling the second differential amplifier a predetermined time duration following the enabling of the first differential amplifier.
Claim 10
Dependent Claim
63 words
A sense amplifier coupled to a pair of bit lines for sensing and amplifying a voltage differential between the pair of bit lines, comprising: a first differential amplifier coupled to the pair of bit lines enabled in response to a first signal; and a second differential amplifier coupled to the pair of bit lines enabled a predetermined time duration following the first signal.
Claim 11
Dependent Claim
63 words
A sense amplifier coupled to a pair of bit lines for sensing and amplifying a voltage differential between the pair of bit lines, comprising: a first differential amplifier coupled to the pair of bit lines enabled in response to a first signal; and a second differential amplifier coupled to the pair of bit lines enabled a predetermined time duration following the first signal.
Claim 12
Dependent Claim
130 words
The sense amplifier of claim 8 wherein the first amplifier comprises: a first transistor having a first current electrode coupled to a first bit line of the pair of bit lines, a control electrode coupled to a second bit line of the pair of bit lines, and a second current electrode; a second transistor having a first current electrode coupled to the second bit line, a control electrode coupled to the first bit line, and a second current electrode coupled to the second current electrode of the first transistor; and a third transistor having a first current electrode coupled to the second current electrodes of the first and second transistors, a control electrode for receiving the first signal, and a second current electrode coupled to a first power supply terminal.
Claim 13
Dependent Claim
129 words
The sense amplifier of claim 9 wherein the second amplifier comprises: a fourth transistor having a first current electrode coupled to the first bit line, a control electrode coupled to the second bit line, and a second current electrode; a fifth transistor having a first current electrode coupled to the second bit line, a control electroce coupled to the first bit line, and a second current electrode coupled to the second current electrode of the fourth transistor; and a sixth transistor having a first current electrode coupled to the second current electrodes of the fourth and fifth transistors, a control electrode for receiving a second signal which occurs at the predetermined time duration following the first signal, and a second current electrode coupled to a second power supply terminal.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.