Patent US58769A successfully refreshed from Google Patents.
Patent EP0132025A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0132025A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Heterostructure bipolar transistor

Assignee: Toshiba Corp
•
Filing: 1984-05-11
•
Granted: —
•
Expires: 2004-05-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A heterostructure bipolar transistor has an emitter layer (14), a base layer (13) and a collector layer (12), the emitter layer being formed of a semiconductor material whose energy gap is widerthan that of the base layer, so that a heterojunction is formed between the emitter layer and the base layer. One of the emitter layer and the base layer has first and second layers (14a, 14b) which are sequentially formed, and the first layer (14a) constituting the heterojunction has a lower impurity concentration than that of the second layer (14b, 23b). When the impurity concentration and the thickness of the first layer (14a) are defined as N, and W 1 , respectively, the following relation is satisfied: N,W, 2 ≤ (2∈S∈O/q)Vbi where q: the absolute value of electron charge (= 1.6 × 10 -19 Coulombs), ∈o: the free space permittivity (= 8.86 10 -14 farads/cm), ∈s: the dielectric constant of the first layer, and V b .: the built-in potential at the heterojunction.

Inventors

  • 👤 Mamoru C/O Patent Div. Kurata
  • 👤 Jiro C/O Patent Div. Yoshida

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-08 18:29
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/80; H10D10/821; Y; Y10; Y10S; Y10S148/00; Y10S148/01; Y10S148/084

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 183 words
A heterostructure bipolar transistor comprising an emitter layer (14, 24, 34), a base layer (13, 23, 33) and a collector layer (12, 22, 32), said emitter layer being formed of a semiconductor material whose energy gap is wider than that of said base layer, so that a heterojunction is formed between said emitter layer and said base layer, characterized in that one of said emitter layer and said base layer comprises first and second layers (14a, 14b, 23a, 23b) which are sequentially formed, said first layer (14a, 23a) constituting the heterojunction has a lower impurity concentration than that of said second layer (14b, 23b), and when the impurity concentration and the thickness of said first layer (14a, 23a) are defined as N 1 and W 1 , respectively, the following relation is satisfied: where q: absolute value of electron charge ( = 1 . 6 x 10 -19 Coulombs), ε 0 : free space permittivity ( = 8 .8 6 x 10 - 14 farads/cm), e sl : dielectric constant of said first layer, and V bi : built-in potential at said heterojunction.
Claim 2
Dependent Claim 183 words
A heterostructure bipolar transistor comprising an emitter layer (14, 24, 34), a base layer (13, 23, 33) and a collector layer (12, 22, 32), said emitter layer being formed of a semiconductor material whose energy gap is wider than that of said base layer, so that a heterojunction is formed between said emitter layer and said base layer, characterized in that one of said emitter layer and said base layer comprises first and second layers (14a, 14b, 23a, 23b) which are sequentially formed, said first layer (14a, 23a) constituting the heterojunction has a lower impurity concentration than that of said second layer (14b, 23b), and when the impurity concentration and the thickness of said first layer (14a, 23a) are defined as N 1 and W 1 , respectively, the following relation is satisfied: where q: absolute value of electron charge ( = 1 . 6 x 10 -19 Coulombs), ε 0 : free space permittivity ( = 8 .8 6 x 10 - 14 farads/cm), e sl : dielectric constant of said first layer, and V bi : built-in potential at said heterojunction.
Claim 3
Dependent Claim 144 words
A transistor according to claim 1, characterized in that the other of said emitter layer (34) and said base layer (33) comprise a third layer (33b, 34a) and a fourth layer (33a, 34b) which are sequentially formed, the impurity concentration of said third layer (33b, 34a) constituting the heterojunction is lower than that of said fourth layer (33a, 34b), and the following relation is satisfied when the impurity concentration and the thickness of said third layer are defined as N 2 and W 2 , respectively: where q: absolute value of electron charge ( = 1 . 6 x 10 -19 C oulombs), ε 0 : free space permittivity ( = 8.8 6 x 10 -14 farads/cm), ε s1 : dielectric constant of said first layer, ε s2 : dielectric constant of said second layer, and V bi : built-in potential at the heterojunction.
Claim 4
Dependent Claim 40 words
A transistor according to claim 1 or 2, characterized in that said emitter layer (14, 24, 34) is formed of Ga 1-x Aℓ x As, said base layer (13, 23, 33) GaAs, and said collector layer (12, 22, 32) GaAs.
Claim 5
Dependent Claim 40 words
A transistor according to claim 1 or 2, characterized in that said emitter layer (14, 24, 34) is formed of Ga 1-x Aℓ x As, said base layer (13, 23, 33) GaAs, and said collector layer (12, 22, 32) GaAℓAs.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag