Patent EP0109850A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0109850A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Speed independent selector switch employing M-out-of-N codes

Assignee: Unisys Corp
•
Filing: 1983-11-21
•
Granted: —
•
Expires: 2003-11-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract 57 Disclosed is a selector comprised of one input port and two output ports; the input port has N input data lines and each of the output ports has N output data lines; one circuit in the selector selects only one of the two output ports at a time; and another circuit in the selector passes characters from the input port to the selected output port. Each of the characters is represented by active logic signals on M-out-of-N data lines on the input port, with M being at least two and N being greater than M and greater than three.

Inventors

  • 👤 Becky Jane Clark

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-02 05:31
CPC Classifications
H; H04; H04L; H04L49/00; H04L49/25; H04L49/253; G; G06; G06F; G06F13/00; G06F13/14; G06F13/38; G06F13/40; G06F13/4004; G06F13/4022; H04L49/254; H04L49/40

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 92 words
A selector comprised of: one input port and two output ports, said input port having N input data lines and each of said output ports having N output data lines; means for selecting only one of said two output ports at a time; and means for passing characters from said input port to said selected output port; wherein each of said characters is represented by active logic signals on M-out-of-N data lines on said input port, with M being at least two and N being greater than M and greater than three.
Claim 2
Dependent Claim 92 words
A selector comprised of: one input port and two output ports, said input port having N input data lines and each of said output ports having N output data lines; means for selecting only one of said two output ports at a time; and means for passing characters from said input port to said selected output port; wherein each of said characters is represented by active logic signals on M-out-of-N data lines on said input port, with M being at least two and N being greater than M and greater than three.
Claim 3
Dependent Claim 46 words
A selector according to Claim 1 wherein said means for selecting selects an output port in response to either one of two predetermined characters indicating which output port is to be selected being on said N input data lines when neither output port is already selected.
Claim 4
Dependent Claim 26 words
A selector according to Claim 2 and further including means for inhibiting that character which selects said output port from passing to said selected output port.
Claim 5
Dependent Claim 35 words
A selector according to Claim 1 wherein said means for passing includes an N-bit wide queue means for receiving characters from said input port and for transmitting said received characters to said selected output port.
Claim 6
Dependent Claim 48 words
A selector according to Claim 1 wherein said input port further includes one input control line, and wherein said means for passing includes means for generating control signals on said one input control line indicating when characters on said N input data lines are accepted and can change.
Claim 7
Dependent Claim 56 words
A selector according to Claim 1 wherein each of said output ports further includes one output control line, and wherein said means for passing includes means for generating characters on said N output data lines of said selected output port in response to externally generated signals on said output control line of said selected output port.
Claim 8
Dependent Claim 36 words
A selector according to Claim 1 and further including means for detecting a predetermined character on said N input data lines of said input port and in response thereto for deselecting from said selected input port.
Claim 9
Dependent Claim 94 words
A selector comprised of: one input port means and two output port means; said input port means including N input data lines for receiving sequences of externally generated characters, said characters being represented by active logic signals on M-out-of-N of said N input data lines with M being at least two and N being greater than M and greater than three; each of said output port means including N output data lines; and means for passing said sequences of said characters from said input port means to either of said two output port means.
Claim 10
Dependent Claim 94 words
A selector comprised of: one input port means and two output port means; said input port means including N input data lines for receiving sequences of externally generated characters, said characters being represented by active logic signals on M-out-of-N of said N input data lines with M being at least two and N being greater than M and greater than three; each of said output port means including N output data lines; and means for passing said sequences of said characters from said input port means to either of said two output port means.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag