Patent EP0108812B1 successfully refreshed from Google Patents.
EP0108812B1
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Analog/digital converter
Assignee: Sony Corp
•
Filing: 1983-03-25
•
Granted: 1990-06-13
•
Expires: 2003-03-25
Abstract
No abstract record available.
Inventors
- 👤 Miki Abe
- 👤 Tadao Suzuki
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-05 22:30
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/1205; H03M1/122; H03M1/1225; H03M1/14; H03M1/16; H03M1/162; H03M1/50; H03M1/52
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
204 words
An analogue to digital converter comprising a first switch (21) and a second switch (26) for sampling alternately a first analogue signal and a second analogue signal, respectively, a first integrator (22) and a second integrator (27) for being supplied with the first and second analogue signals sampled alternately by said first switch (22) and second switch (26), respectively, a constant current source section (32) for supplying a constant current to said first integrator (22) when said first switch (21) is in the OFF state and to said second integrator (27) when said second switch (26) is in the OFF state, and a digital signal generating section (34, 35) for being supplied alternately with comparison outputs obtained by comparing output voltages of said first and second integrators respectively derived therefrom when the constant current is supplied thereto with a predetermined voltage, and generating a digital signal corresponding to a duration defined by an instant at which said constant current source section commences supplying the constant current to one of said first and second integrators and an instant at which the output voltage of one of said first and second integrators, to which the constant current is supplied, reaches the level of the predetermined voltage.
Claim 2
Dependent Claim
204 words
An analogue to digital converter comprising a first switch (21) and a second switch (26) for sampling alternately a first analogue signal and a second analogue signal, respectively, a first integrator (22) and a second integrator (27) for being supplied with the first and second analogue signals sampled alternately by said first switch (22) and second switch (26), respectively, a constant current source section (32) for supplying a constant current to said first integrator (22) when said first switch (21) is in the OFF state and to said second integrator (27) when said second switch (26) is in the OFF state, and a digital signal generating section (34, 35) for being supplied alternately with comparison outputs obtained by comparing output voltages of said first and second integrators respectively derived therefrom when the constant current is supplied thereto with a predetermined voltage, and generating a digital signal corresponding to a duration defined by an instant at which said constant current source section commences supplying the constant current to one of said first and second integrators and an instant at which the output voltage of one of said first and second integrators, to which the constant current is supplied, reaches the level of the predetermined voltage.
Claim 3
Dependent Claim
55 words
An analogue to digital converter according to claim 1, wherein said digital signal generating section comprises a signal processing circuit (34) including counter means controlled by said comparison outputs and latch circuit means provided for said counter means, and a shift register (35) for being supplied with the output of said signal processing circuit (34).
Claim 4
Dependent Claim
52 words
An analogue to digital converter according to claim 2 further comprising comparator means (31) provided at the input side of said digital signal generating means (34, 35) for comparing the outputs of said first integrator (22) and second integrator (27) with a reference voltage, respectively, so as to produce said comparison outputs.
Claim 5
Dependent Claim
27 words
An analogue to digital converter according to claim 1, wherein each of said first switch (21) and second switch (26) is composed of a field effect transistor.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.