Patent EP0093430A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0093430A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Pipeline data processing system

Assignee: Hitachi Ltd
•
Filing: 1983-04-29
•
Granted: —
•
Expires: 2003-04-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data procesing system for executing an instruction in a plurality of stages (D, A, L, E, P) in a pipeline mode comprises a main operation unit (4030) capable of executing all instructions to be executed in the data processing system, a pre-operation unit (981) capable of executing instructions which occurs at a high frequency and can be executed with a small number of circuit components, general purpose registers (60, 8000 - 8015) for storing operation results of the instruction, and a control unit for controlling the writing of the operation results by the main operation unit and the pre-operation unit into the general purpose registers.

Inventors

  • 👤 Kenichi Wada
  • 👤 Yooichi Hitachitennogami-Shataku B 13 Shintani
  • 👤 Tsuguo Shimizu
  • 👤 Akira Yamaoka

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-01 20:59
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3885; G06F9/3889; G06F9/3824; G06F9/383

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 171 words
A data processing system for excecuting each of a plurality of instructions in a plurality of stages (D, A, L, E and P stages) in a pipeline mode, said system comprising: means (900, 901, 902, 902A, 903) for sequentially decoding a plurality of instructions, a plurality of first register (60, 8000-80l5) means, first operation means (4030) for executing sequentially operation of the decoded instructions, and writing result of operation of instructions other ahan a portion of instructions in the result of operation of the decoded instructions to said first register means, second operation means (981) for executing sequentially operation of said portion of instructions in the decoded instructions and writing the result of operation to said first register means, said second operation means executing operation of each of said portion of instructions before each of said portion of instructions are executed by said first operation means, and means for producing addresses (980) which are necessary for execution of operation of the decoded instructions by using contents of the first register means.
Claim 2
Dependent Claim 171 words
A data processing system for excecuting each of a plurality of instructions in a plurality of stages (D, A, L, E and P stages) in a pipeline mode, said system comprising: means (900, 901, 902, 902A, 903) for sequentially decoding a plurality of instructions, a plurality of first register (60, 8000-80l5) means, first operation means (4030) for executing sequentially operation of the decoded instructions, and writing result of operation of instructions other ahan a portion of instructions in the result of operation of the decoded instructions to said first register means, second operation means (981) for executing sequentially operation of said portion of instructions in the decoded instructions and writing the result of operation to said first register means, said second operation means executing operation of each of said portion of instructions before each of said portion of instructions are executed by said first operation means, and means for producing addresses (980) which are necessary for execution of operation of the decoded instructions by using contents of the first register means.
Claim 3
Dependent Claim 77 words
A data processing system according to claim 1, wherein said system further comprises means for delaying storing of the result of operation by the second operation means such that the storing to said register means of the result of operation by said second operation means obtained for each of said portion of the instructions is made later than the storing of the result of operation by the first operation means for each of said portion of instructions.
Claim 4
Dependent Claim 54 words
A data processing system according to claim 2, wherein said delay means delays storing of the result of operation by said second operation means only when a register into which the result of operation by said first operation means and a register into which the result of operation by said second operation means coincide.
Claim 5
Dependent Claim 104 words
A data processing system according to claim 1, wherein said system further comprises means for comparing storage address of result of operation of a preceding instruction executed by said first operation means with storage address of a succeeding instruction to be executed by said second operation means before end of operation of said preceding instruction, means for inhibiting the execution of said succeeding instruction by said second operation means when a coincidence of storage addresses is detected as a result of said comparison, and means for writing into said register means the result of operation of said succeeding instruction by said first operation means.
Claim 6
Dependent Claim 187 words
A data processing system for executing each of a plurality of instructions in a plurality of stages (D, A, L, E and P stages) in a pipeline mode, comprising: means (900, 901, 902, 902A, 903) for sequentially decoding executable instructions to produce data necessary for execution in the respective stages; first operation means (4030) capable of carrying out operations required by said data processing:;system; second operation means (981) capable of carrying out operations required by a portion of said instructions; means (60, 8000 - 8015) for storing data produced by operating the instructions; control means for controlling the execution of the instructions, said control means including means for discriminating the instructions executable by said second operation means, causing said second operation unit to execute the instructions and storing the data produced by said second operation means in said store means, and means (902A, 4200) for determining whether the instruction executable by said first operation means is executable by said second operation means, and if said instruction is not executable by said second operation means, storing the data produced by said first operation means into said store means.
Claim 7
Dependent Claim 187 words
A data processing system for executing each of a plurality of instructions in a plurality of stages (D, A, L, E and P stages) in a pipeline mode, comprising: means (900, 901, 902, 902A, 903) for sequentially decoding executable instructions to produce data necessary for execution in the respective stages; first operation means (4030) capable of carrying out operations required by said data processing:;system; second operation means (981) capable of carrying out operations required by a portion of said instructions; means (60, 8000 - 8015) for storing data produced by operating the instructions; control means for controlling the execution of the instructions, said control means including means for discriminating the instructions executable by said second operation means, causing said second operation unit to execute the instructions and storing the data produced by said second operation means in said store means, and means (902A, 4200) for determining whether the instruction executable by said first operation means is executable by said second operation means, and if said instruction is not executable by said second operation means, storing the data produced by said first operation means into said store means.
Claim 8
Dependent Claim 58 words
A data processing system according to claim 5, wherein said control means includes means for storing the data produced by said second operation means into said store means after the data produced by said first operation means on the instruction has been stored in said store means when said instruction is executable by only said first operation means.
Claim 9
Dependent Claim 78 words
A data processing system according to claim 6, wherein said control means stores the data produced by said second operation means into said store means after the data produced by said first operation means has been stored in said store means only when a storage address in said store means for the data produced by said first operation means and a storage address in said store means for the data produced by said second operation means are equal.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag