← Back to Patent Explorer
EP0087841A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Use of a dual gate field-effect transistor with an interposed conductor for the rejection of a frequency band

Assignee: Koninklijke Philips NV
•
Filing: 1983-02-23
•
Granted: —
•
Expires: 2003-02-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from French Un circuit résonnant série, du type inductance-condensateur (LC) est connecté par une de ses extrémités à l'île ohmique d'un transistor à effet de champ, et par l'autre extrémité à la terre, alors qu'en outre des tensions de polarisation sont appliquées sur chaque branche de la double grille (G1, G2), de telle sorte que la première partie du transistor, de l'électrode de source (S) à l'île ohmique, est placée dans un état de saturation, et que la deuxième partie du transistor, de l'île ohmique à l'électrode de drain (D), est placée dans un état de non saturation. Application: amplificateur-mélangeur à réjection d'une bande de fréquences. A series resonant circuit, of the inductance-capacitor (LC) type is connected by one of its ends to the ohmic island of a field effect transistor, and by the other end to earth, while in addition bias voltages are applied to each branch of the double gate (G1, G2), so that the first part of the transistor, from the source electrode (S) to the ohmic island, is placed in a saturation state , and that the second part of the transistor, from the ohmic island to the drain electrode (D), is placed in a state of unsaturation. Application: amplifier-mixer with rejection of a frequency band.

Inventors

  • 👤 Christos Tsironis

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-03 18:39
CPC Classifications
H; H03; H03D; H03D9/00; H03D9/06; H03D9/0658; H03D9/0675; H03F; H03F3/00; H03F3/189; H03F3/19; H03F3/193; H03F3/1935; H10; H10D; H10D30/00; H10D30/80; H10D30/87; H10D30/873; H03D2200/00; H03D2200/0001; H03D2200/0007; H03D7/00; H03D7/12; H03D7/125

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

FR746126A Cited
BE682210A Cited
US3586887A Cited
US3986060A Cited
FR2302592A1 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag