Gallium arsenide logic circuit
Abstract
Abstract A logic circuit comprises OR gates 11A, 11B, 11C, connected into the inputs of an AND gate, and is capable of operating with OR gate inputs either from GaAs circuits with logic levels of -0.3v and -1.7v or ECL currents with logic levels of -0.8v and -1.6v. The AND gate comprises diodes 21 with a pull-up transistor 01 and pull-down transistors 02, Q3 and 04, and forms part of a voltage-shifting network including also additional diodes 18, 19. The resulting voltages at the AND gate output are -1.7v and -3.1v (GaAs input) or -2.2v and -3.0v (ECL input). A suitable choice of amplifier (13) will yield from either set of voltages an output suitable for driving GaAs logic, or, with a source-follower output stage, an output suitable for ECL.
Inventors
- 👤 Stephen Andrew Ransom
- 👤 Tedd Kent Stickel
Bibliographic Details
Claims Analysis
Total Claims: 5References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.