← Back to Patent Explorer
EP0080209A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Transistor circuit including biasing circuit

Assignee: NEC Corp
•
Filing: 1982-11-23
•
Granted: —
•
Expires: 2002-11-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There is provided a transistor circuit for amplification or oscillation capable of reducing power consumption in voltage dividing resistors for biassing use and of suppressing the variation of its characteristic owing to temperature change. The transistor circuit has a first transistor means (113) for amplification or oscillation and a biassing means for supplying a D.C. biassing voltage to the base of the first transistor means. The biassing means comprises a voltage dividing resistor means (111, 112) having an output terminal for providing a divided D.C. voltage, and a second transistor means (115) constituting an emitter follower circuit means, whose base is connected to the output terminal and whose emitter is coupled to the base of the first transistor means to provide the D.C. biassing voltage. Furthermore, the first transistor means may have an inverse conductive junction structure to that of the second transistor means.

Inventors

  • 👤 Yutaka Sasaki

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-09 08:22
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/189; H03F3/19; H03B; H03B5/00; H03B5/18; H03B5/1841; H03B5/1847; H03F1/00; H03F1/30; H03F1/302; H03B2200/00; H03B2200/0002; H03B2200/0008; H03B2200/003; H03B2200/0034; H03B2200/004; H03B2200/006; H03B2200/0062; H03B2200/0082; H03B2201/00; H03B2201/02; H03B2201/0208; H03B5/02; H03B5/04; H03B5/1805

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 90 words
-1. A transistor circuit having a first transistor means for amplification or oscillation and a biassing means for supplying a D.C. biassing voltage to the base of said first transistor means, said biassing means comprising a voltage dividing resistor means having an output terminal for providing a divided D. C. voltage, and a second transistor means constituting an emitter follower circuit means, whose base is connected to said output terminal and whose emitter. is coupled to the base of said first transistor means to provide said D. C. biassing voltage.
Claim 2
Dependent Claim 26 words
A transistor circuit as claimed in Claim 1, wherein said second transistor means has an inverse conductive junction structure to that of said first transistor means.
Claim 3
Dependent Claim 26 words
A transistor circuit as claimed in Claim 2, wherein said first transistor means is an NPN transistor and said second transistor means is a PNP transistor.

References Cited (Backward Citations)

GB1108103A Cited
DE1280946B Cited
US3611172A Cited
DE2328326B2 Cited
US4091339A Cited
US4105944A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag