Patent EP0074541A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0074541A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Method for the production of a semiconductor device comprising dielectrically isolating regions

Assignee: Fujitsu Ltd
•
Filing: 1982-08-27
•
Granted: —
•
Expires: 2002-08-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Methods for the production of semiconductor devices having elements fabricated in element fabrication areas of a semiconductor substrate surrounded by buried instllating layers, wherein an improvement is realized by the introduction of a series of steps including a sfep to interleave a thermal strain absorbing layer between the top surface of a semiconductor substrate and an insulating layer of which a part is scheduled to become a buried insulating layer, for the purpose to allow the thermal strain absorbing layer to absorb strains which may otherwise occur due to an annealing process and to prevent damages which may otherwise be produced by Irradiation of ion beams, from being produced.

Inventors

  • 👤 Tetsuya Ogawa
  • 👤 Nobuo Toyokura

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-08 08:45
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10P; H10P95/00; H10P95/90; H10P95/904; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/10; H10W10/17; H10W20/00; H10W20/01; H10W20/021; H10W20/071; H10W20/074

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 82 words
A method for the production of a semiconductor device comprising a step to grow a thermal strain absorbing Layer on at Least a portion of the top surface of a semiconductor substrate, the portion being an area which is not an area which becomes an isolation area, a step to produce at Least one groove along said area which becomes an isolation area, a step to inlay an insulator in said at Least one groove, and a step to anneal said insulator.
Claim 2
Independent Claim 82 words
A method for the production of a semiconductor device comprising a step to grow a thermal strain absorbing Layer on at Least a portion of the top surface of a semiconductor substrate, the portion being an area which is not an area which becomes an isolation area, a step to produce at Least one groove along said area which becomes an isolation area, a step to inlay an insulator in said at Least one groove, and a step to anneal said insulator.
Claim 3
Dependent Claim 42 words
A method for the production of a semiconductor device in accordance with claim 1, wherein the material of said thermal strain absorbing Layer is a material selected from the group including poLycrystaLLine silicon, molybdenum silicide, tungsten siLicide, titanium silicide and tantalum silicide.
Claim 4
Dependent Claim 30 words
A method for the production of a semiconductor device in accordance with claim 1, wherein said insulator is selected from the group including silicon oxide, silicon nitride and aluminium oxide.
Claim 5
Dependent Claim 33 words
A method for the production of a semiconductor device in accordance with claim 1, wherein the material of said semiconductor substrate is a material selected from the group including silicon, gallium-arsenic and indium-phosphorus.
Claim 6
Dependent Claim 54 words
A method for the production of a semiconductor device in accordance with claim 1, 2, 3 or 4, further comprising a step to produce a metal Layer on said thermal strain absorbing Layer and on said insulator, and a step to pattern said metal Layer to a shape corresponding to electrodes and metal wires.
Claim 7
Dependent Claim 40 words
A method for the production of a semiconductor device in accordance with claim 5, wherein the material of said metal Layer is a material selected from the group including molybdenum silicide, tungsten silicide, titanium silicide, tantalum silicide and polycrystalline silicon.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag