← Back to Patent Explorer
EP0055644A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

MOS transistor with bipolar operation in saturation

Assignee: Thales SA
•
Filing: 1981-12-04
•
Granted: —
•
Expires: 2001-12-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from French La présente invention concerne un circuit associant un transistor MOS (30) à un transjstor bipolaire (31). La base (B) du transistor bipolaire est reliée à la grille (G) du transistor MOS par l'intermédiaire d'un dispositif à seuil (32). Cette base est reliée à la source du transistor MOS par l'intermédiaire d'une résistance de forte valeur (33). Ainsi, quand la tension de commande sur la borne (G), s'élève au-dessus d'un seuil, c'est le transistor bipolaire (31) qui assure la conduction du courant entre les bornes (D et S). Ce circuit peut être réalisé en utilisant comme transistor bipolaire (31) le transistor habituellement considéré comme parasite existant dans une structure de transistor MOS de type DMOS ou VMOS. The present invention relates to a circuit associating an MOS transistor (30) with a bipolar transjstor (31). The base (B) of the bipolar transistor is connected to the gate (G) of the MOS transistor via a threshold device (32). This base is connected to the source of the MOS transistor via a high value resistor (33). Thus, when the control voltage on the terminal (G) rises above a threshold, it is the bipolar transistor (31) which ensures the conduction of the current between the terminals (D and S). This circuit can be produced by using as bipolar transistor (31) the transistor usually considered as parasitic existing in a MOS transistor structure of DMOS or VMOS type.

Inventors

  • 👤 Jean-Claude Rufray
  • 👤 Bernard Descamps

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-06 06:19
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/65; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/567; H10D30/66; H10D30/668; H10D84/00; H10D84/101; H10D84/121; H10D84/125; H10D84/40; H10D84/401; H10D84/403; H10D84/406

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

DE2654677A1 Cited
US4095252A Cited
FR2422258A1 Cited
FR2458950A1 Cited
EP0020978A1 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag