Patent EP0032015A2 successfully refreshed from Google Patents.
EP0032015A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Field programmable device with test-bits
Assignee: Fujitsu Ltd
•
Filing: 1980-12-16
•
Granted: —
•
Expires: 2000-12-16
Abstract
Abstract The device has a memory cell part, with test bit rows (TB1, TB2) along bit lines, and/or with test word rows (TW1 to TW3) along word lines. At least one row of the test bit rows and/or the test word rows (TW3) has a different write-in ratio from that of the other test bit row or rows and/or the other test word row or rows (TW1 and TW2).
Inventors
- 👤 Toshitaka Fukushima
- 👤 Kazumi Koyama
- 👤 Kouji Ueno
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-09 08:51
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/02; G11C29/04; G11C29/08; G11C29/12; G11C29/18; G11C29/24; G11C29/52
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
75 words
A field programmable device comprising a memory cell part having a plurality of test bit rows provided along bit lines of the memory cell part and/or a plurality of test word rows provided along word lines of the memory cell part, characterised in that at least one of the test bit and/or test word rows is written-in with a different write-in ratio from that of the other test bit and/or test word row or rows.
Claim 2
Dependent Claim
75 words
A field programmable device comprising a memory cell part having a plurality of test bit rows provided along bit lines of the memory cell part and/or a plurality of test word rows provided along word lines of the memory cell part, characterised in that at least one of the test bit and/or test word rows is written-in with a different write-in ratio from that of the other test bit and/or test word row or rows.
Claim 3
Dependent Claim
118 words
A device as claimed in claim 1, in which a first row of the test bit rows and/or of the test word rows comprises a code of a predetermined code pattern, "0,1,1,0,1,0,0,1, ..." , obtained by s-tting an address signal bit A 0 of an address signal to 1" and forming a code beginning with A O A O , succeeded by an inverted code A O A O to form a code A O A O A O A O , succeeded by an inverted code A O A O A O A O to form a code A O A O A O A O A O A O A O A O and so on.
Claim 4
Dependent Claim
46 words
A device as claimed in claim 2, in which a second row of the test bit rows and/or of the test word rows comprises a code pattern inverted with respect to that of thesaid first row of the test bit rows and/or the test word rows.
Claim 5
Dependent Claim
53 words
A device as claimed in claim 2 or 3, in which the said first-row of the test bit rows and/or of the test word rows has its code pattern arranged so that actual physically geographically neighbouring bits in that row contain inverse information from one bit to the other, e.g. "1"'s and "0"'s..
Claim 6
Dependent Claim
39 words
A device as claimed in claim 2, or claim 4 read appended to claim 2, in which a second row of the test bit rows and/or of the test word rows has a 100% write-in ratio, containing all "1"'s.
Claim 7
Dependent Claim
39 words
A device as claimed in claim 2,or claim 4 read as appended to claim 2, in which a second row of the test bit rows and/or of the test word rows has a 0% write-in ratio, containing all "0"'s.
Claim 8
Dependent Claim
31 words
A device as claimed in claim 3, in which a third row of the test bit rows and/or of the test word rows, has a 100% write-in ratio, containing all "1"'s.
Claim 9
Dependent Claim
36 words
A device as claimed in claim 3, in which a third row of the test bit rows and/or of the test bit rows has a 0% write-in ratio, containing all "0"'s. as appendant to claim 2,
Claim 10
Dependent Claim
37 words
A device as claimed in claim 4 / in which a third row of the test bit rows and/or of the test word rows has a 100% write-in ratio, containing all "1"'s. as appendant to claim 2,
Claim 11
Dependent Claim
30 words
A device as claimed in claim 4/in which a third row of the test bit rows and/or of the test word rows has a 0% write-in ratio, containing all "0"'s.
Claim 12
Dependent Claim
55 words
A device as claimed in claim 1, in which at least one row of the test bit rows and/or of the test word rows has a 100% write-in ratio, containing all "1"'s, or at least one row of the test bit rows and/or the test word rows has a 0% write-in ratio, containing all "0"'s.
Claim 13
Dependent Claim
86 words
A device as claimed in claim 1, in which a first row of the test bit rows and/or of the test word rows contains an actual physical geographical code pattern in which "O"'s and "1"'s appear alternately, a second row of the test bit rows and/or of the test word rows contains a code pattern the inverse of that of the first row, and a third row of the test bit rows and/or of the test word rows has a 100% write-in ratio, containing all "1"'s.
Claim 14
Dependent Claim
91 words
A device as claimed in claim 1, in which a first row of the test bit rows and /or of the test word rows contains an actual physical geographical code pattern in which "0"'s and "1"'s appear alternately, a second row of the test bit row and/or of the test word rows contains and a third row a code pattern the inverse of that of the first row, and a third row of the test bit rows and/or of the test word rows has a 0% write-in ratio, containing all "0"'s.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.