Patent EP0024288A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0024288A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Computer system having at least two processors with shared storage

Assignee: International Business Machines Corp
•
Filing: 1980-07-01
•
Granted: —
•
Expires: 2000-07-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A computer system is described having two processors (100, 200) and a segmented storage (300, 400) so as to permit simultaneous access of respective segments of storage by the two processors. The address path of one processor (200) is limited to a particular segment (400) of storage so as to eliminate contention in the other segment (300). The other processor (100) can however address both segments (300 and 400) of storage. Storage contention in respect of the shared storage segment (400) is resolved on the basis of addressing. If both processors are simultaneously trying to address the same segment (400) of storage, the processor (100) which can address both segments of storage is granted the access.

Inventors

  • 👤 Roger Henry Kranz
  • 👤 Edwin Jose De Araujo Pinheiro
  • 👤 James Albert Tuttle

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-01 21:38
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/18

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 168 words
A computer system having at least two processors (100, 200) with shared storage (400), characterised in that a first processor (100) can address a first section (300) of storage directly and a second section (400) of storage through a storage switch (350), and a second processor (200) can address only the second section (400) of storage through the storage switch (350) but not the first section of storage, the storage switch (350) being arranged so that if both processors are addressing the second section (400) of storage only the address from the first processor (100) will be passed to the second section (400) of storage and not the address from the second processor (200), whereas if the first processor (100) is addressing the first section (300) of storage, the storage switch (350) will pass the address from the second processor (200) to permit it to address the second section (400) of storage simultaneously with the addressing of the first section (200) of storage by the first processor (100).
Claim 2
Dependent Claim 168 words
A computer system having at least two processors (100, 200) with shared storage (400), characterised in that a first processor (100) can address a first section (300) of storage directly and a second section (400) of storage through a storage switch (350), and a second processor (200) can address only the second section (400) of storage through the storage switch (350) but not the first section of storage, the storage switch (350) being arranged so that if both processors are addressing the second section (400) of storage only the address from the first processor (100) will be passed to the second section (400) of storage and not the address from the second processor (200), whereas if the first processor (100) is addressing the first section (300) of storage, the storage switch (350) will pass the address from the second processor (200) to permit it to address the second section (400) of storage simultaneously with the addressing of the first section (200) of storage by the first processor (100).
Claim 3
Dependent Claim 107 words
A computer system as claimed in claim 1, wherein the storage switch has address and data inputs from the first and second processors, a data input from the second section of storage, and address and data outputs connected to the second section of storage, the storage switch being operable under control of switch control signals to selectively apply address and data inputs from the first or second processors to the second section of storage and to selectively pass data from the second section of storage to the first processor, the switch control signals being generated in response to the first processor addressing the second section of storage.
Claim 4
Dependent Claim 27 words
A computer system as claimed in claim 2, wherein the switch control signals are generated by logic circuits connected to receive address inputs from the first processor.
Claim 5
Dependent Claim 42 words
A computer system as claimed in claim 2 or 3, further comprising gate means connected to pass data to the first processor received from the first section of storage or data passed by the storage switch from the second section of storage.
Claim 6
Dependent Claim 17 words
A computer system as claimed in claim 4, where the gate means is a logical OR circuit.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag