← Back to Patent Explorer
EP0017697A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Interconnection device for integrated semiconductor circuits, and process for its manufacture

Assignee: International Business Machines Corp
•
Filing: 1980-01-16
•
Granted: —
•
Expires: 2000-01-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from French Procédé de fabrication de circuits intégrés dans lequel les interconnexions sont formées de lignes conductrices comportant du silicium polycristallin et un siliciure de métal. La source (18) et le drain (19) d'un transistor à effet de champ sont recouverts des couches (2) en silicium polycristallin, (3) en siliciture métallique et (5) en oxyde. La région de canal (6) est revêtue d'une couche d'oxyde (10) recouverte d'une électrode de porte (20, 21) en polysilium/siliciure. De telles lignes conductrices composites présentent l'avantage d'avoir une conductivité élevée et une capacité parasite réduite. A method of manufacturing integrated circuits in which the interconnections are formed of conductive lines comprising polycrystalline silicon and a metal silicide. The source (18) and the drain (19) of a field effect transistor are covered with layers (2) of polycrystalline silicon, (3) of metallic siliciture and (5) of oxide. The channel region (6) is coated with an oxide layer (10) covered with a door electrode (20, 21) made of polysilium / silicide. Such composite conductive lines have the advantage of having a high conductivity and a reduced parasitic capacity.

Inventors

  • 👤 Billy Lee Crowder
  • 👤 Arnold Reisman

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-03 18:14
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/671; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/027; H10D30/0273; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/01312; H10D64/661; H10D64/662; H10D64/663; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/44; H10W20/4451; H10W20/495; H10W74/00; H10W74/10; H10W74/131; H10W74/137; H10W74/40; H10W74/43

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

US3667008A Cited
US4106051A Cited
US4163246A Cited
US4102733A Cited
DE2817430A1 Cited
EP0000317A1 Cited
DE2909320A1 Cited
DE2815605A1 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag