← Back to Patent Explorer
WO1996009646A1 Expired / Lapsed WO ⏱️ 0.0 years remaining

Polymer stud grid array

Assignee: Siemens NV SA
•
Filing: 1995-09-22
•
Granted: —
•
Expires: 2015-09-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The new structure comprises: an injection moulded three-dimensional substrate (S) made from an electrically insulating polymer; two-dimensionally configured polymer bumps (PS) formed during the injection-moulding process on the underside of the substrate (S); external connections (AA) formed on the polymer bumps (PS) by solderable end surfaces; conducting paths (LZ) at least on the underside of the substrate (S) to connect the external connections (AA) to inner connections (IA1); and at least one chip (C1) mounted on the substrate (S) with connections (CA1) which are electro-conductively linked to the inner connections. The novel structure, which is suitable for single-, few- or multi-chip modules, combines the advantages of a Ball Grid Array with those of MID (<u>M</u>oulded <u>I</u>nterconnection <u>D</u>evices) technology, and the manufacture and metallization of the polymer bumps (PS) can be done within the framework of the process steps needed for MID technology and at minimal additional cost.

Inventors

  • 👤 Marcel Heerman
  • 👤 Joost Wille
  • 👤 Jozef Van Puymbroeck
  • 👤 Jean Roggen
  • 👤 Eric Beyne
  • 👤 Rita Van Hoof

Bibliographic Details

Application Number —
Jurisdiction WO
Data Source google_patents
Last Synchronized 2026-11-05 11:32
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/40; H05K3/4007; H10; H10W; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W90/00; H10W90/701; B; B29; B29L; B29L2031/00; B29L2031/34; B29L2031/3493; H05K2201/00; H05K2201/03; H05K2201/0332; H05K2201/0364; H05K2201/0367; H05K2201/09; H05K2201/09009; H05K2201/09045; H05K2201/09118; H05K3/02; H05K3/027; H05K3/30; H05K3/32; H05K3/34; H05K3/341; H05K3/3431; H10W70/682; H10W72/00; H10W72/071; H10W72/072; H10W72/07231; H10W72/07236; H10W72/07251; H10W72/20; H10W72/251; H10W72/253; H10W74/00

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

US3271507A Cited
US3483308A Cited
WO1989010005A1 Cited
US5081520A Cited
EP0558325A1 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag