Integrated circuit layout utilizing separated active circuit and wiring regions

Abstract

Abstract In the method for fabricating a semiconductor substrate integrated circuit layout including: forming a plurality of spaced-apart circuit cells in columnar arrays within said substrate; forming a first insulating layer above said substrate, said layer having apertures therein to expose selected active regions of said selected cells; the improvement comprising: depositing first and second sets of elongated conductors in substantially parallel relationship atop said first insulating layer in said columnar direction; said first set being disposed directly atop said exposed cells to make selected contact with selected ones of said exposed active regions through said apertures in said first insulating layer; said second set being disposed in areas between said exposed cells; forming a second insulating layer above said first and second sets of conductors, said second insulating layer having apertures therein to expose selected ones of said first and second sets; and depositing a third set of substantially parallel, elongated conductors atop said second insulating layer, orthogonally with respect to said columnar direction, to make selected contact with said exposed ones of said first and second sets through said apertures in said second insulating layer.

Inventors

• 👤 John Balyoz
• 👤 Algirdas J. Gruodis

Bibliographic Details