← Back to Patent Explorer
USRE28706E Expired / Lapsed US ⏱️ 0.0 years remaining

Triple-slope analog-to-digital converters

Assignee: Gemalto Terminals Ltd
•
Filing: 1975-05-23
•
Granted: 1976-02-03
•
Expires: 1995-05-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A ramp type analogue to digital converter including an integrating circuit the output of which is first set to a level dependent upon the magnitude of an analogue input voltage to be converted. A reference signal is then applied to ramp down the integrator output level to a datum level and the conversion is effected by counting clock pulses while the integrator output is ramping down to datum level. The magnitude of the reference signal and the numerical weighting of the clock pulses being counted are scaled down by a common factor when the ramp reaches a value close to the datum level so that the slope of the ram is reduced and the resolution of conversion is increased as it approaches datum. Thus, compared with a ramp type digital voltmeter having a constant slope discharge ramp and a given resolution, the discharge time is reduced for the same resolution of conversions.

Inventors

  • 👤 Howard Anthony Dorey

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 23:09
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/50; H03M1/52

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 279 words
An analog-to-digital converter comprising an integrating means having an input and an output, means for applying an analog input signal to be converted to the input of the integrating means to drive the integrating means output from a datum level to a level dependent upon the magnitude of the input signal, a source of a reference signal, means for applying the reference signal to the input of the integrating means to drive the integrating means output to the datum level and thereby generate a ramp function, a counter, means for generating clock pulses, means for causing clock pulses to be counted by the counter during an interval commencing with the application of the reference signal, means for applying a first increment to the ramp function before the ramp reaches the datum level a first time, means for detecting when the ramp reaches the datum level, means for applying to the ramp function a second increment equal in magnitude but opposite in polarity to said first increment, and means for scaling down the reference signal and the numerical weighting with which the clock pulses are counted by a common factor, the means for applying the second increment and the means for scaling down the reference signal and the numerical weighting of the clock pulses being responsive to operation of said detecting means when the ramp reaches the datum level said first time, and said detecting means being operative to determine the count in the counter when the ramp reaches the datum level a second time, whereby the count in the counter when the ramp reaches the datum level said second time provides a digital representation of the analog signal magnitude.
Claim 2
Dependent Claim 279 words
An analog-to-digital converter comprising an integrating means having an input and an output, means for applying an analog input signal to be converted to the input of the integrating means to drive the integrating means output from a datum level to a level dependent upon the magnitude of the input signal, a source of a reference signal, means for applying the reference signal to the input of the integrating means to drive the integrating means output to the datum level and thereby generate a ramp function, a counter, means for generating clock pulses, means for causing clock pulses to be counted by the counter during an interval commencing with the application of the reference signal, means for applying a first increment to the ramp function before the ramp reaches the datum level a first time, means for detecting when the ramp reaches the datum level, means for applying to the ramp function a second increment equal in magnitude but opposite in polarity to said first increment, and means for scaling down the reference signal and the numerical weighting with which the clock pulses are counted by a common factor, the means for applying the second increment and the means for scaling down the reference signal and the numerical weighting of the clock pulses being responsive to operation of said detecting means when the ramp reaches the datum level said first time, and said detecting means being operative to determine the count in the counter when the ramp reaches the datum level a second time, whereby the count in the counter when the ramp reaches the datum level said second time provides a digital representation of the analog signal magnitude.
Claim 3
Dependent Claim 48 words
A converter according to claim 1, wherein said first increment drives the integrating means output towards the datum .[.leve.]. .Iadd.level.Iaddend., and wherein said scaled-down reference signal is of the same polarity as the first mentioned reference signal and the clock pulses of reduced numerical weighting are counted additively.
Claim 4
Dependent Claim 26 words
A counter according to claim 1, wherein said first increment is applied to said ramp at substantially the commencement of the application of the reference signal.
Claim 5
Dependent Claim 68 words
A converter according to claim 1, wherein there is further provided means coupled to said counter for decoding and displaying the digital representation of the analog signal magnitude, and wherein said integrating means is a substantially linear integrator and a predetermined number of clock pulses are counted by said counter as the integrator output is driven from said datum level to said level dependent on said input signal.

References Cited (Backward Citations)

US3313924A Cited
US3296613A Cited
US3316547A Cited
US3480948A Cited
US3577140A Cited
US3564538A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-02-02 1979-08-04 1980-02-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-02-02 1983-08-04 1984-02-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-02-02 1987-08-04 1988-02-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag