US6854024B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Identification of a peripheral connection state with a universal serial bus
Assignee: Infineon Technologies AG
•
Filing: 2003-02-28
•
Granted: 2005-02-08
•
Expires: 2023-02-28
Abstract
Abstract A circuit configuration for a USB peripheral has an integrated circuit, which has two pins for connecting to two data transmission lines of a USB connection. A peripheral functional information resistor, which is specified as being essential in accordance with USB, is connected to one of the pins. The other pin is connected to the operating voltage via an electrically conductive component. The integrated circuit has an evaluation device, which identifies the USB connection state in dependence on the potential that is present on the other pin.
Inventors
- 👤 Jens Barrenscheen
- 👤 Peter Schneider
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 21:11
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
225 words
A circuit configuration for a universal serial bus (USB) peripheral, the circuit configuration comprising: an operating voltage terminal providing an operating voltage; an integrated circuit having two pins, including a first pin and a second pin, for connecting to two data transmission lines of a USB connection; a peripheral functional information resistor connected between said second pin and said operating voltage terminal, said peripheral functional information resistor being present as an essential feature as specified in accordance with USB specifications; an electrically conductive component connected or connectable between said first pin and said operating voltage terminal, upon connection of said electrically conductive component to said first pin, an electrical potential impressed on said first pin being dependent on whether or not the USE connection is connected to the USB peripheral; and a changeover switch connected between said first pin, said second pin, said peripheral functional information resistor and said electrically conductive component, using said changeover switch said peripheral functional information resistor can be disconnected from said second pin and connected to said first pin, and using said changeover switch said electrically conductive component can be disconnected from said first pin and connected to said second pin; said integrated circuit having an evaluation device coupled to said first pin for identifying a USB connection state in dependence on the electrical potential present on said first pin.
Claim 2
Dependent Claim
225 words
A circuit configuration for a universal serial bus (USB) peripheral, the circuit configuration comprising: an operating voltage terminal providing an operating voltage; an integrated circuit having two pins, including a first pin and a second pin, for connecting to two data transmission lines of a USB connection; a peripheral functional information resistor connected between said second pin and said operating voltage terminal, said peripheral functional information resistor being present as an essential feature as specified in accordance with USB specifications; an electrically conductive component connected or connectable between said first pin and said operating voltage terminal, upon connection of said electrically conductive component to said first pin, an electrical potential impressed on said first pin being dependent on whether or not the USE connection is connected to the USB peripheral; and a changeover switch connected between said first pin, said second pin, said peripheral functional information resistor and said electrically conductive component, using said changeover switch said peripheral functional information resistor can be disconnected from said second pin and connected to said first pin, and using said changeover switch said electrically conductive component can be disconnected from said first pin and connected to said second pin; said integrated circuit having an evaluation device coupled to said first pin for identifying a USB connection state in dependence on the electrical potential present on said first pin.
Claim 3
Dependent Claim
26 words
The circuit configuration according to claim 1 , wherein said evaluation device checks whether both of said pins are or are not at the operating voltage.
Claim 4
Dependent Claim
17 words
The circuit configuration according to claim 1 , wherein said electrically conductive component is a nonreactive resistor.
Claim 5
Dependent Claim
16 words
The circuit configuration according to claim 1 , wherein said electrically conductive component is a transistor.
Claim 6
Dependent Claim
32 words
The circuit configuration according to claim 1 , wherein said electrically conductive component is permanently connected to said first pin and has an electrical resistance greater than or equal to 100 kΩ.
Claim 7
Dependent Claim
19 words
The circuit configuration according to claim 1 , wherein said electrically conductive component is disposed in said integrated circuit.
Claim 8
Dependent Claim
19 words
The circuit configuration according to claim 1 , wherein said electrically conductive component is disposed outside said integrated circuit.
Claim 9
Dependent Claim
188 words
An integrated circuit for a USB peripheral, the integrated circuit comprising: two pins, including a first pin and a second pin, for connecting to two data transmission lines of a USB connection, said second pin to be connected to an operating voltage through a peripheral functional information resistor of the USB peripheral, said peripheral functional information resistor being present as an essential feature as specified in accordance with USB specifications; an evaluation device for identifying a USB connection state in dependence on an electrical potential present on said first pin, said evaluation device coupled to said first pin; and a changeover switch connected between said first pin, said second pin, said peripheral functional information resistor, and said evaluation device, using said changeover switch said second pin can be disconnected from the operating voltage and said first pin can be connected to the operating voltage through said peripheral functional information resistor, and using said changeover switch said evaluation device can be uncoupled from said first pin and coupled to said second pin for identifying the USB connection state in dependence on an electrical potential present on said second pin.
Claim 10
Dependent Claim
188 words
An integrated circuit for a USB peripheral, the integrated circuit comprising: two pins, including a first pin and a second pin, for connecting to two data transmission lines of a USB connection, said second pin to be connected to an operating voltage through a peripheral functional information resistor of the USB peripheral, said peripheral functional information resistor being present as an essential feature as specified in accordance with USB specifications; an evaluation device for identifying a USB connection state in dependence on an electrical potential present on said first pin, said evaluation device coupled to said first pin; and a changeover switch connected between said first pin, said second pin, said peripheral functional information resistor, and said evaluation device, using said changeover switch said second pin can be disconnected from the operating voltage and said first pin can be connected to the operating voltage through said peripheral functional information resistor, and using said changeover switch said evaluation device can be uncoupled from said first pin and coupled to said second pin for identifying the USB connection state in dependence on an electrical potential present on said second pin.
Claim 11
Dependent Claim
26 words
The integrated circuit according to claim 8 , wherein said evaluation device checks whether both of said pins are or are not at the operating voltage.
References Cited (Backward Citations)
US5612634A
Cited
US6012103A
Cited
WO1999008422A2
Cited
DE19819567A1
Cited
US6131134A
Cited
US6442734B1
Cited
US6625790B1
Cited
WO2000034878A1
Cited
WO2001025943A1
Cited
US6601124B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2008-02-08 | 2008-08-09 | 2009-02-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2012-02-08 | 2012-08-09 | 2013-02-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2016-02-08 | 2016-08-09 | 2017-02-08 | $7700.00 | Window Closed / Lapsed |