US6603696B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and circuit for adjusting a self-refresh rate to maintain dynamic data at low supply voltages
Assignee: Round Rock Research LLC
•
Filing: 2002-07-31
•
Granted: 2003-08-05
•
Expires: 2022-07-31
Abstract
Abstract A method and circuit for refreshing dynamic data stored in an integrated circuit are disclosed. The integrated circuit receives a supply voltage and operates in a self-refresh mode of operation to refresh the dynamic data at a refresh time that defines how often the dynamic data is refreshed during the self-refresh mode. The method includes monitoring a magnitude of the supply voltage and adjusting the refresh time as a function of the monitored magnitude of the supply voltage. The integrated circuit may be any type of integrated circuit that stores dynamic data, such as a memory device like a dynamic random access memory, DDR DRAM, SLDRAM, or RDRAM, or other type of integrated circuit such as a microprocessor.
Inventors
- 👤 Leel S. Janzen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 10:30
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1051; G11C7/1066; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406; G11C11/40615; G11C2211/00; G11C2211/401; G11C2211/406; G11C2211/4061
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
153 words
A refresh controller for controlling a refresh rate of dynamic data, the refresh controller comprising: a variable bias voltage generator adapted to receive a supply voltage and operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a low-power mode to adjust the value of the bias voltage as a function of a magnitude of the supply voltage; a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal.
Claim 2
Dependent Claim
153 words
A refresh controller for controlling a refresh rate of dynamic data, the refresh controller comprising: a variable bias voltage generator adapted to receive a supply voltage and operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a low-power mode to adjust the value of the bias voltage as a function of a magnitude of the supply voltage; a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal.
Claim 3
Dependent Claim
50 words
The refresh controller of claim 1 wherein the variable bias voltage generator is operable in the normal mode responsive to the supply voltage being greater than a minimum value, and is operable in the low-power mode responsive to the supply voltage being less than or equal to the minimum value.
Claim 4
Dependent Claim
29 words
The refresh controller of claim 1 wherein the bias voltage generator operates in the low-power mode to adjust the bias voltage as a linear function of the supply voltage.
Claim 5
Dependent Claim
37 words
The refresh controller of claim 1 wherein the self-refresh oscillator increases the frequency of the refresh clock signal as the bias voltage decreases and decreases the frequency of the refresh clock signal as the bias voltage increases.
Claim 6
Dependent Claim
73 words
The refresh controller of claim 1 wherein the refresh control circuit comprises a self-refresh row and bank address counter operable to generate row and bank addresses responsive to the refresh clock signal, the rate at which the row and bank addresses are generated being a function of the frequency of the refresh clock signal and the refresh rate being a function of the rate at which the row and bank addresses are generated.
Claim 7
Dependent Claim
144 words
A refresh controller for controlling a refresh rate of dynamic data, the refresh controller comprising: a variable bias voltage generator adapted to receive a supply voltage and operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a low-power mode to output the supply voltage as the bias voltage; a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal.
Claim 8
Dependent Claim
144 words
A refresh controller for controlling a refresh rate of dynamic data, the refresh controller comprising: a variable bias voltage generator adapted to receive a supply voltage and operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a low-power mode to output the supply voltage as the bias voltage; a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal.
Claim 9
Dependent Claim
47 words
The refresh controller of claim 6 wherein the voltage bias generator operates in the normal mode responsive to the supply voltage being greater than a minimum value, and operates in the low-power mode responsive to the supply voltage being less than or equal to the minimum value.
Claim 10
Dependent Claim
37 words
The refresh controller of claim 6 wherein the self-refresh oscillator increases the frequency of the refresh clock signal as the bias voltage increases and decreases the frequency of the refresh clock signal as the bias voltage decreases.
Claim 11
Dependent Claim
73 words
The refresh controller of claim 6 wherein the refresh control circuit comprises a self-refresh row and bank address counter operable to generate row and bank addresses responsive to the refresh clock signal, the rate at which the row and bank addresses are generated being a function of the frequency of the refresh clock signal and the refresh rate being a function of the rate at which the row and bank addresses are generated.
Claim 12
Dependent Claim
183 words
A refresh controller for controlling a refresh rate of dynamic data in an integrated circuit, the refresh controller comprising: a variable bias voltage generator adapted to receive a supply voltage and operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a low-power mode responsive to a bias voltage adjustment command that is generated external to the integrated circuit, the variable bias voltage generator operable in response to the command to adjust the value of the bias voltage as a function of a magnitude of the supply voltage; a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal.
Claim 13
Dependent Claim
183 words
A refresh controller for controlling a refresh rate of dynamic data in an integrated circuit, the refresh controller comprising: a variable bias voltage generator adapted to receive a supply voltage and operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a low-power mode responsive to a bias voltage adjustment command that is generated external to the integrated circuit, the variable bias voltage generator operable in response to the command to adjust the value of the bias voltage as a function of a magnitude of the supply voltage; a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal.
Claim 14
Dependent Claim
17 words
The refresh controller of claim 10 wherein bias voltage adjustment command comprises a load mode register command.
Claim 15
Dependent Claim
49 words
The refresh controller of claim 10 wherein the variable bias voltage generator is operable in the normal mode responsive to the supply voltage being greater than a minimum value, and is operable in the-low-power mode responsive to the supply voltage being less than or equal to the minimum value.
Claim 16
Dependent Claim
29 words
The refresh controller of claim 10 wherein the bias voltage generator operates in the low-power mode to adjust the bias voltage as a linear function of the supply voltage.
Claim 17
Dependent Claim
37 words
The refresh controller of claim 10 wherein the self-refresh oscillator increases the frequency of the refresh clock signal as the bias voltage decreases and decreases the frequency of the refresh clock signal as the bias voltage increases.
Claim 18
Dependent Claim
73 words
The refresh controller of claim 10 wherein the refresh control circuit comprises a self-refresh row and bank address counter operable to generate row and bank addresses responsive to the refresh clock signal, the rate at which the row and bank addresses are generated being a function of the frequency of the refresh clock signal and the refresh rate being a function of the rate at which the row and bank addresses are generated.
Claim 19
Dependent Claim
174 words
A refresh controller for controlling a refresh rate of dynamic data, the refresh controller comprising: a variable bias voltage generator adapted to receive a supply voltage, the variable bias voltage generator operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a first low-power mode to adjust the value of the bias voltage as a function of a magnitude of the supply voltage and operable in a second low-power mode to output the supply voltage as the bias voltage; a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal.
Claim 20
Dependent Claim
174 words
A refresh controller for controlling a refresh rate of dynamic data, the refresh controller comprising: a variable bias voltage generator adapted to receive a supply voltage, the variable bias voltage generator operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a first low-power mode to adjust the value of the bias voltage as a function of a magnitude of the supply voltage and operable in a second low-power mode to output the supply voltage as the bias voltage; a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal.
Claim 21
Dependent Claim
83 words
The refresh controller of claim 16 wherein the variable bias voltage generator is operable in the normal mode responsive to the supply voltage being greater than a first minimum value, and is operable in the first low-power mode responsive to the supply voltage being less than or equal to the first minimum value and greater than a second minimum value, and is operable in the second low-power mode responsive to the supply voltage being less than or equal to the second minimum value.
Claim 22
Dependent Claim
30 words
The refresh controller of claim 17 wherein the bias voltage generator operates in the first low-power mode to adjust the bias voltage as a linear function of the supply voltage.
Claim 23
Dependent Claim
37 words
The refresh controller of claim 17 wherein the self-refresh oscillator increases the frequency of the refresh clock signal as the bias voltage increases and decreases the frequency of the refresh clock signal as the bias voltage decreases.
Claim 24
Dependent Claim
73 words
The refresh controller of claim 17 wherein the refresh control circuit comprises a self-refresh row and bank address counter operable to generate row and bank addresses responsive to the refresh clock signal, the rate at which the row and bank addresses are generated being a function of the frequency of the refresh clock signal and the refresh rate being a function of the rate at which the row and bank addresses are generated.
References Cited (Backward Citations)
US5400289A
Cited
US5455801A
Cited
US5712825A
Cited
US5717644A
Cited
US6141280A
Cited
US6199139B1
Cited
US6215714B1
Cited
US6252816B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-08-04 | 2007-02-03 | 2007-08-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-08-04 | 2011-02-03 | 2011-08-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-08-04 | 2015-02-03 | 2015-08-05 | $7700.00 | Window Closed / Lapsed |