← Back to Patent Explorer
US6573172B1 Expired / Lapsed US ⏱️ 0.0 years remaining

Methods for improving carrier mobility of PMOS and NMOS devices

Assignee: Mosaid Technologies Inc
•
Filing: 2002-09-16
•
Granted: 2003-06-03
•
Expires: 2022-09-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Methods are described for fabricating semiconductor devices, in which a tensile film is formed over PMOS transistors to cause a compressive stress therein and a compressive film is formed over NMOS transistors to achieve a tensile stress therein, by which improved carrier mobility is facilitated in both PMOS and NMOS devices.

Inventors

  • 👤 William George En
  • 👤 Angela Hui
  • 👤 Minh Van Ngo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 19:44
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/074; H10W20/075; H10D; H10D30/00; H10D30/60; H10D30/791; H10D30/792; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0167; H10D84/0172; H10D84/02; H10D84/03; H10D84/038; H10D30/601

Claims Analysis

Total Claims: 33
Claim 1
Independent Claim 36 words
A method of fabricating a semiconductor device, comprising: forming a PMOS transistor and an NMOS transistor in a wafer; forming a tensile film over the PMOS transistor; and forming a compressive film over the NMOS transistor.
Claim 2
Independent Claim 36 words
A method of fabricating a semiconductor device, comprising: forming a PMOS transistor and an NMOS transistor in a wafer; forming a tensile film over the PMOS transistor; and forming a compressive film over the NMOS transistor.
Claim 3
Dependent Claim 37 words
The method of claim 1 , wherein forming the tensile film comprises forming a first nitride layer over the PMOS transistor and wherein forming the compressive film comprises forming a second nitride layer over the NMOS transistor.
Claim 4
Dependent Claim 47 words
The method of claim 2 , wherein forming the first nitride layer comprises causing a compressive stress in at least a portion of the PMOS transistor and wherein forming the second nitride layer comprises causing a tensile stress in at least a portion of the NMOS transistor.
Claim 5
Dependent Claim 77 words
The method of claim 3 , wherein forming the first nitride layer comprises depositing a first nitride material over the PMOS transistor using a first PECVD process with a high frequency RF plasma excitation power of about 400 W or more, and wherein forming the second nitride layer comprises depositing a second nitride material over the NMOS transistor using a second PECVD process with a high frequency RF plasma excitation power of about 400 W or less.
Claim 6
Dependent Claim 128 words
The method of claim 4 , wherein the first PECVD process comprises providing high frequency RF plasma excitation power at about 400 W or more and about 600 W or less at a pressure of about 1.7 Torr or more and about 2.1 Torr or less using NH 3 , SiH 4 , and N 2 gases, and wherein the second PECVD process comprises providing high frequency RF plasma excitation power at about 300 W or more and about 400 W or less and providing low frequency RF heater power at about 400 W or more and about 500 W or less at a pressure of about 1.7 Torr or more and about 2.1 Torr or less using NH 3 , SiH 4 , and N 2 gases.
Claim 7
Dependent Claim 141 words
The method of claim 5 , wherein the first PECVD process comprises providing NH 3 gas at a flow rate of about 2 slm or more and about 4 slm or less, providing SiH 4 gas at a flow rate of about 300 sccm or more and about 400 sccm or less, and providing N 2 gas at a flow rate of about 2 slm or more and about 4 slm or less, and wherein the second PECVD process comprises providing NH 3 gas at a flow rate of about 2 slm or more and about 4 slm or less, providing SiH 4 gas at a flow rate of about 300 sccm or more and about 400 sccm or less, and providing N 2 gas at a flow rate of about 2 slm or more and about 4 slm or less.
Claim 8
Dependent Claim 45 words
The method of claim 5 , wherein forming the first nitride layer comprises causing a compressive stress in a channel region of the PMOS transistor and wherein forming the second nitride layer comprises causing a tensile stress in a channel region of the NMOS transistor.
Claim 9
Dependent Claim 95 words
The method of claim 7 , wherein forming the first nitride layer over the PMOS transistor comprises depositing the first nitride material over the wafer using the first PECVD process and selectively removing first nitride material from over the NMOS transistor using a first patterned etch process, and wherein forming the second nitride layer over the NMOS transistor comprises depositing the second nitride material over the wafer after the first patterned etch process using the second PECVD process and selectively removing second nitride material from over the PMOS transistor using a second patterned etch process.
Claim 10
Dependent Claim 27 words
The method of claim 8 , comprising forming an oxide layer over the wafer following the first patterned etch process and prior to the second PECVD process.
Claim 11
Dependent Claim 89 words
The method of claim 4 , wherein forming the first nitride layer comprises depositing the first nitride material over the PMOS transistor using the first PECVD process with a high frequency RF plasma excitation power of about 400 W or more and about 600 W or less, and wherein forming the second nitride layer comprises depositing the second nitride material over the NMOS transistor using the second PECVD process with a high frequency RF plasma excitation power of about 300 W or more and about 400 W or less.
Claim 12
Dependent Claim 45 words
The method of claim 10 , wherein forming the first nitride layer comprises causing a compressive stress in a channel region of the PMOS transistor and wherein forming the second nitride layer comprises causing a tensile stress in a channel region of the NMOS transistor.
Claim 13
Dependent Claim 95 words
The method of claim 11 , wherein forming the first nitride layer over the PMOS transistor comprises depositing the first nitride material over the wafer using the first PECVD process and selectively removing first nitride material from over the NMOS transistor using a first patterned etch process, and wherein forming the second nitride layer over the NMOS transistor comprises depositing the second nitride material over the wafer after the first patterned etch process using the second PECVD process and selectively removing second nitride material from over the PMOS transistor using a second patterned etch process.
Claim 14
Dependent Claim 45 words
The method of claim 3 , wherein forming the first nitride layer comprises causing a compressive stress in a channel region of the PMOS transistor and wherein forming the second nitride layer comprises causing a tensile stress in a channel region of the NMOS transistor.
Claim 15
Dependent Claim 95 words
The method of claim 3 , wherein forming the first nitride layer over the PMOS transistor comprises depositing the first nitride material over the wafer using the first PECVD process and selectively removing first nitride material from over the NMOS transistor using a first patterned etch process, and wherein forming the second nitride layer over the NMOS transistor comprises depositing the second nitride material over the wafer after the first patterned etch process using the second PECVD process and selectively removing second nitride material from over the PMOS transistor using a second patterned etch process.
Claim 16
Dependent Claim 27 words
The method of claim 14 , comprising forming an oxide layer over the wafer following the first patterned etch process and prior to the second PECVD process.
Claim 17
Dependent Claim 43 words
The method of claim 2 , wherein forming the tensile film comprises causing a compressive stress in a channel region of the PMOS transistor and wherein forming the compressive film comprises causing a tensile stress in a channel region of the NMOS transistor.
Claim 18
Dependent Claim 93 words
The method of claim 16 , wherein forming the tensile film over the PMOS transistor comprises depositing a first nitride material over the wafer using a first PECVD process and selectively removing first nitride material from over the NMOS transistor using a first patterned etch process, and wherein forming the compressive film over the NMOS transistor comprises depositing a second nitride material over the wafer after the first patterned etch process using a second PECVD process and selectively removing second nitride material from over the PMOS transistor using a second patterned etch process.
Claim 19
Dependent Claim 27 words
The method of claim 17 , comprising forming an oxide layer over the wafer following the first patterned etch process and prior to the second PECVD process.
Claim 20
Dependent Claim 43 words
The method of claim 1 , wherein forming the tensile film comprises causing a compressive stress in a channel region of the PMOS transistor and wherein forming the compressive film comprises causing a tensile stress in a channel region of the NMOS transistor.
Claim 21
Independent Claim 81 words
A method of improving carrier mobility of PMOS and NMOS transistors in the fabrication of CMOS devices in a wafer, comprising: selectively forming a tensile film over the PMOS transistor and not over the NMOS transistor in the wafer to create a compressive stress in a channel region of the PMOS transistor; and selectively forming a compressive film over the NMOS transistor and not over the PMOS transistor to create a tensile stress in a channel region of the NMOS transistor.
Claim 22
Independent Claim 81 words
A method of improving carrier mobility of PMOS and NMOS transistors in the fabrication of CMOS devices in a wafer, comprising: selectively forming a tensile film over the PMOS transistor and not over the NMOS transistor in the wafer to create a compressive stress in a channel region of the PMOS transistor; and selectively forming a compressive film over the NMOS transistor and not over the PMOS transistor to create a tensile stress in a channel region of the NMOS transistor.
Claim 23
Dependent Claim 49 words
The method of claim 20 , wherein forming the tensile film comprises forming a first nitride layer over the PMOS transistor and not over the NMOS transistor, and wherein forming the compressive film comprises forming a second nitride layer over the NMOS transistor and not over the PMOS transistor.
Claim 24
Dependent Claim 107 words
The method of claim 21 , wherein selectively forming the tensile film over the PMOS transistor and not over the NMOS transistor comprises depositing a first nitride material over the wafer using a first PECVD process and selectively removing first nitride material from over the NMOS transistor using a first patterned etch process, and wherein selectively forming the compressive film over the NMOS transistor and not over the PMOS transistor comprises depositing a second nitride material over the wafer after the first patterned etch process using a second PECVD process and selectively removing second nitride material from over the PMOS transistor using a second patterned etch process.
Claim 25
Dependent Claim 27 words
The method of claim 22 , comprising forming an oxide layer over the wafer following the first patterned etch process and prior to the second PECVD process.
Claim 26
Dependent Claim 76 words
The method of claim 23 , wherein the first PECVD process comprises providing high frequency RF plasma excitation power at about 400 W or more and about 600 W or less, and wherein the second PECVD process comprises providing high frequency RF plasma excitation power at about 300 W or more and about 400 W or less and providing low frequency RF heater power at about 400 W or more and about 500 W or less.
Claim 27
Dependent Claim 171 words
The method of claim 24 , wherein the first PECVD process comprises providing NH 3 gas at a flow rate of about 2 slm or more and about 4 slm or less, providing SiH 4 gas at a flow rate of about 300 sccm or more and about 400 sccm or less, and providing N 2 gas at a flow rate of about 2 slm or more and about 4 slm or less at a pressure of about 1.7 Torr or more and about 2.1 Torr or less, and wherein the second PECVD process comprises providing NH 3 gas at a flow rate of about 2 slm or more and about 4 slm or less, providing SiH 4 gas at a flow rate of about 300 sccm or more and about 400 sccm or less, and providing N 2 gas at a flow rate of about 2 slm or more and about 4 slm or less at a pressure of about 1.7 Torr or more and about 2.1 Torr or less.
Claim 28
Independent Claim 102 words
A method of fabricating CMOS devices in a wafer, comprising: forming a PMOS transistor and an NMOS transistor in the wafer; forming a tensile film over the wafer; selectively removing the tensile film from over the NMOS transistor while leaving the tensile film over the PMOS transistor to provide a compressive stress in at least a portion of the PMOS transistor; forming a compressive film over the wafer; and selectively removing the compressive film from over the PMOS transistor while leaving the compressive film over the NMOS transistor to provide a tensile stress in at least a portion of the NMOS transistor.
Claim 29
Independent Claim 102 words
A method of fabricating CMOS devices in a wafer, comprising: forming a PMOS transistor and an NMOS transistor in the wafer; forming a tensile film over the wafer; selectively removing the tensile film from over the NMOS transistor while leaving the tensile film over the PMOS transistor to provide a compressive stress in at least a portion of the PMOS transistor; forming a compressive film over the wafer; and selectively removing the compressive film from over the PMOS transistor while leaving the compressive film over the NMOS transistor to provide a tensile stress in at least a portion of the NMOS transistor.
Claim 30
Dependent Claim 55 words
The method of claim 26 , wherein forming the tensile film comprises depositing a first nitride material over the wafer using a first PECVD process, and wherein forming the compressive film comprises depositing a second nitride material over the wafer after removing the tensile film from over the NMOS transistor using a second PECVD process.
Claim 31
Dependent Claim 76 words
The method of claim 27 , wherein the first PECVD process comprises providing high frequency RF plasma excitation power at about 400 W or more and about 600 W or less, and wherein the second PECVD process comprises providing high frequency RF plasma excitation power at about 300 W or more and about 400 W or less and providing low frequency RF heater power at about 400 W or more and about 500 W or less.
Claim 32
Dependent Claim 171 words
The method of claim 28 , wherein the first PECVD process comprises providing NH 3 gas at a flow rate of about 2 slm or more and about 4 slm or less, providing SiH 4 gas at a flow rate of about 300 sccm or more and about 400 sccm or less, and providing N 2 gas at a flow rate of about 2 slm or more and about 4 slm or less at a pressure of about 1.7 Torr or more and about 2.1 Torr or less, and wherein the second PECVD process comprises providing NH 3 gas at a flow rate of about 2 slm or more and about 4 slm or less, providing SiH 4 gas at a flow rate of about 300 sccm or more and about 400 sccm or less, and providing N 2 gas at a flow rate of about 2 slm or more and about 4 slm or less at a pressure of about 1.7 Torr or more and about 2.1 Torr or less.
Claim 33
Dependent Claim 83 words
The method of claim 26 , wherein selectively removing the tensile film comprises performing a first patterned etch process after the first PECVD deposition process to remove the tensile film from over the NMOS transistor while leaving the tensile film over the PMOS transistor, and wherein selectively removing the compressive film comprises performing a second patterned etch process after the second PECVD deposition process to remove the compressive film from over the PMOS transistor while leaving the compressive film over the NMOS transistor.

References Cited (Backward Citations)

US5683934A Cited
US6087241A Cited
US6211064B1 Cited
US6406973B1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2006-06-02 2006-12-02 2007-06-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2010-06-02 2010-12-02 2011-06-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2014-06-02 2014-12-02 2015-06-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag