← Back to Patent Explorer
US6445708B1 Expired / Lapsed US ⏱️ 0.0 years remaining

ATM switch with VC priority buffers

Assignee: FOURNIER ASSETS LLC
•
Filing: 1996-10-02
•
Granted: 2002-09-03
•
Expires: 2016-10-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present ATM switch includes a plurality of controllers, each of which contains a plurality of cell buffers to store cells for each VC. A plurality of arbitration buffers store pointers, on a VC priority level basis, to order the processing of cell transmissions. The arbitration buffers are processed in priority order, with an interrupt being generated by a timer associated with each arbitration buffer, other than the highest priority arbitration buffer, to ensure that each arbitration buffer is periodically processed.

Inventors

  • 👤 Trevor Jones

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 17:28
CPC Classifications
H; H04; H04L; H04L47/00; H04L47/50; H04L47/62; H04L47/621; H04L49/00; H04L49/90; H04L49/901; H04L49/9026

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 240 words
An ATM network switch, comprising: at least one switch fabric; and a plurality of controllers, each comprising: an input link and an output link to said at least one switch fabric; at least one external link to an ATM network; means for receiving ATM cells from the ATM network; means for determining the VC of cells received from the ATM network; a plurality of cell buffer means for separately buffering groups of cells of each VC; means for creating a pointer to each of said cell buffer means; a plurality of arbitration buffer means for buffering said pointers, each of said plurality of arbitration buffer means having a different priority; means for reading pointers from said arbitration buffer means, comprising: means for ordering the reading of said plurality of arbitration buffer means starting with a one of said plurality of arbitration buffer means having a highest priority; timer means for determining a predetermined interval for each of said arbitration buffer means other than said arbitration buffer means having the highest priority level; means for enabling each of said arbitration buffer means other than said arbitration buffer means having the highest priority level to be read upon the expiration of said predetermined interval associated with said arbitration buffer means; and means for transmitting cells from each of said cell buffer means to another of said plurality of controllers via said switch fabric according to pointers read from said arbitration buffer means.
Claim 2
Dependent Claim 240 words
An ATM network switch, comprising: at least one switch fabric; and a plurality of controllers, each comprising: an input link and an output link to said at least one switch fabric; at least one external link to an ATM network; means for receiving ATM cells from the ATM network; means for determining the VC of cells received from the ATM network; a plurality of cell buffer means for separately buffering groups of cells of each VC; means for creating a pointer to each of said cell buffer means; a plurality of arbitration buffer means for buffering said pointers, each of said plurality of arbitration buffer means having a different priority; means for reading pointers from said arbitration buffer means, comprising: means for ordering the reading of said plurality of arbitration buffer means starting with a one of said plurality of arbitration buffer means having a highest priority; timer means for determining a predetermined interval for each of said arbitration buffer means other than said arbitration buffer means having the highest priority level; means for enabling each of said arbitration buffer means other than said arbitration buffer means having the highest priority level to be read upon the expiration of said predetermined interval associated with said arbitration buffer means; and means for transmitting cells from each of said cell buffer means to another of said plurality of controllers via said switch fabric according to pointers read from said arbitration buffer means.
Claim 3
Dependent Claim 26 words
An ATM network switch according to claim 1 wherein each of said plurality of controllers also includes: means for determining a priority level for each VC.
Claim 4
Dependent Claim 30 words
An ATM network switch according to claim 2 wherein said means for ordering further comprises: means for enabling said arbitration buffer having the highest priority level to be read first.
Claim 5
Dependent Claim 26 words
An ATM network switch according to claim 1 wherein: each of said plurality of cell buffer means is a FIFO which is dynamically configured in RAM.
Claim 6
Dependent Claim 25 words
An ATM network switch according to claim 1 wherein: each of said plurality of cell buffer means and said arbitration buffer means is a FIFO.
Claim 7
Dependent Claim 130 words
An ATM network switch according to claim 1 , each of said plurality of controllers further comprises: means for receiving VC cells from the switch fabric; means for determining the VC of cells received from the switch fabric; a plurality of output cell buffer means for separately buffering groups of cells of each VC; means for creating an output pointer to each of said plurality of output cell buffer means; a plurality of output arbitration buffer means for buffering said output pointers; means for reading output pointers from said output arbitration buffer means; and means for transmitting cells from each of said plurality of output cell buffer means to one of said at least one external link according to output pointers read from said plurality of output arbitration buffer means.
Claim 8
Dependent Claim 20 words
An ATM network switch according to claim 6 wherein: said plurality of output arbitration buffer means includes traffic shaping means.
Claim 9
Dependent Claim 64 words
An ATM network switch according to claim 6 wherein each of said plurality of controllers further comprise: means for determining a priority level for each VC; said plurality of output arbitration buffer means comprises a separate output arbitration buffer means for each priority level; and said means for reading output pointers includes means for ordering the reading of said separate output arbitration buffer means.
Claim 10
Dependent Claim 48 words
An ATM network switch according to claim 8 wherein: one of said output arbitration buffer means has a highest priority; and said means for ordering the reading of said separate output arbitration buffer means causes said arbitration buffer means having the highest priority level to be read first.
Claim 11
Dependent Claim 88 words
An ATM network switch according to claim wherein said means for ordering the reading of said separate output arbitration buffers includes: timer means for determining a predetermined interval for each of said output arbitration buffer means other than said output arbitration buffer means having the highest priority level; and means for enabling each of said output arbitration buffer means other than said output arbitration buffer means having the highest priority level to be read upon the expiration of a predetermined interval associated with said output arbitration buffer means.

References Cited (Backward Citations)

US5311509A Cited
US5309432A Cited
US5436893A Cited
US5467347A Cited
US5818842A Cited
US5570348A Cited
US5583861A Cited
US5793748A Cited
US5487061A Cited
US5517495A Cited
US5533009A Cited
US5664116A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2005-09-02 2006-03-04 2006-09-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2009-09-02 2010-03-04 2010-09-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2013-09-02 2014-03-04 2014-09-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag