← Back to Patent Explorer
US6380721B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Voltage regulator circuit

Assignee: Nexperia BV
•
Filing: 2001-02-14
•
Granted: 2002-04-30
•
Expires: 2021-02-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The performance of the main regulatory transistor of an on-chip voltage regulator circuit is enhanced when the main transistor is appropriately biased during start up. In an example embodiment, a voltage regulator circuit includes a thin gate oxide transistor as the main regulatory transistor and an operational amplifier that is referenced to a midlevel operating voltage. During start-up, the potential voltage difference is large enough to necessitate the disconnection of the main transistor from the operational amplifier. A voltage divider ladder circuit is used to maintain the gate voltage of the main transistor at the midlevel voltage while a smaller thick gate oxide transistor is used to maintain loop stability and to withstand voltage transients.

Inventors

  • 👤 Srinivas Pattamatta
  • 👤 Paul Ta

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 21:07
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/462; G05F1/465; G05F1/56; G05F1/575; Y; Y10; Y10S; Y10S323/00; Y10S323/901

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 131 words
A voltage regulator circuit disposed between a voltage source and a voltage drain, the regulator circuit comprising: a first transistor circuit disposed between the voltage source and the voltage drain; a control circuit coupled to control a gate of the first transistor circuit; a bias circuit coupled to the gate of the first transistor circuit, the bias circuit adapted to bias the first transistor circuit gate during power-up when the control circuit is electrically decoupled from controlling the first transistor circuit gate; and a second transistor circuit, disposed between the voltage source and the voltage drain, adapted to be regulated by the control circuit, the control circuit adapted to continuously control the gate of the second transistor circuit and to maintain a control loop for the voltage regulator circuit during power-up.
Claim 2
Dependent Claim 131 words
A voltage regulator circuit disposed between a voltage source and a voltage drain, the regulator circuit comprising: a first transistor circuit disposed between the voltage source and the voltage drain; a control circuit coupled to control a gate of the first transistor circuit; a bias circuit coupled to the gate of the first transistor circuit, the bias circuit adapted to bias the first transistor circuit gate during power-up when the control circuit is electrically decoupled from controlling the first transistor circuit gate; and a second transistor circuit, disposed between the voltage source and the voltage drain, adapted to be regulated by the control circuit, the control circuit adapted to continuously control the gate of the second transistor circuit and to maintain a control loop for the voltage regulator circuit during power-up.
Claim 3
Dependent Claim 21 words
The regulator circuit of claim 1 , wherein the second transistor circuit is coupled in parallel to the first transistor circuit.
Claim 4
Dependent Claim 18 words
The regulator circuit of claim 1 , wherein the first transistor circuit includes a thin gate oxide transistor.
Claim 5
Dependent Claim 29 words
The regulator circuit of claim 1 , wherein the bias circuit is coupled in parallel with the first transistor circuit, the control circuit including a voltage divider ladder member.
Claim 6
Dependent Claim 19 words
The regulator circuit of claim 4 , wherein voltage divider ladder member includes two resistive members disposed in series.
Claim 7
Dependent Claim 47 words
The regulator circuit of claim 5 , wherein the resistive members include a third and fourth transistor adapted to decouple the ladder member when the voltage reference circuit is coupled to the first transistor after power-up, wherein the third and fourth transistors include thick gate oxide transistors.
Claim 8
Dependent Claim 20 words
The regulator circuit of claim 6 , wherein the second transistor circuit is coupled in parallel to the first transistor.
Claim 9
Dependent Claim 17 words
The regulator circuit of claim 7 , wherein the second transistor includes a thick gate oxide transistor.
Claim 10
Dependent Claim 17 words
The regulator circuit of claim 2 , wherein the second transistor includes a thick gate oxide transistor.
Claim 11
Dependent Claim 69 words
A voltage regulator circuit between a voltage source and a voltage drain, the voltage regulator circuit comprising: a first transistor circuit disposed between the voltage source and the voltage drain; a second transistor circuit coupled in parallel with the first transistor circuit and with the voltage reference means; control means for reversibly regulating the first and second transistor circuits; and voltage reference means coupled to the first transistor circuit.
Claim 12
Dependent Claim 69 words
A voltage regulator circuit between a voltage source and a voltage drain, the voltage regulator circuit comprising: a first transistor circuit disposed between the voltage source and the voltage drain; a second transistor circuit coupled in parallel with the first transistor circuit and with the voltage reference means; control means for reversibly regulating the first and second transistor circuits; and voltage reference means coupled to the first transistor circuit.
Claim 13
Dependent Claim 18 words
The regulator circuit of claim 10 , wherein the first transistor circuit includes a thin gate oxide transistor.
Claim 14
Dependent Claim 18 words
The voltage regulator circuit of claim 10 wherein the second transistor circuit includes a thick gate oxide transistor.

References Cited (Backward Citations)

US5144117A Cited
US5012178A Cited
US5512814A Cited
US6049200A Cited
US6222353B1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2005-04-29 2005-10-29 2006-04-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2009-04-29 2009-10-29 2010-04-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2013-04-29 2013-10-29 2014-04-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag