← Back to Patent Explorer
US6307271B1 Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device having pads, the intervals of which are adjusted and arranged in semiconductor chip corners

Assignee: Lapis Semiconductor Co Ltd
•
Filing: 2000-03-01
•
Granted: 2001-10-23
•
Expires: 2020-03-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor pullet 1 includes an integrated circuit formed in the central area of the pellet 1, first electric pads 2 arranged in a line in the peripheral area and second electric pads 3 connected to the conductive lines 4 each of which has a second width L. The first pad 2 has a first width S1 and arranged with a first interval P. The second pads 3 have a third width S2 and are located outside of the first pads 2 in a parallel line to the line of said first pads with a second interval C. The first, second and third widths S1, L, S2 and the first interval P has the relationship P>S2>S1+L. Each of the second pads 3 are located at the positions corresponding to the middle positions between the first pads 2 adjoining each other where the second pads 3 are located in a first area (region A) which is inside of straight lines from a center of the semiconductor pellet having an angle theta with a side of the semiconductor pellet 1, in which theta>tan-1(2C/(P-S1)). Further, each of the second pads 3 are located at the positions shifting in a direction towards a corner of the semiconductor pellet 1 from the middle positions where the second pads 3 are located in a second area (region B) which is outside of the first area (region A).

Inventors

  • 👤 Akio Nakamura

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 18:49
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/43; H10W72/00; H10W72/071; H10W70/00; H10W70/60; H10W72/075; H10W72/07551; H10W72/07554; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W72/541; H10W72/5449; H10W72/547; H10W72/551; H10W72/552; H10W72/5522; H10W72/59; H10W72/90; H10W72/921; H10W72/926; H10W72/931; H10W72/932; H10W72/934; H10W72/941; H10W72/944; H10W72/9445; H10W72/951; H10W72/981; H10W72/983; H10W90/00; H10W90/701; H10W90/751; H10W90/754; H10W90/756

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 245 words
A semiconductor pellet having a central area and a peripheral area, comprising: an integrated circuit formed in the central area of the pellet; a plurality of first electric pads arranged in a line in the peripheral area of the pellet, said first pads having a first width S 1 and arranged with a first interval P; and a plurality of second electric pads connected to the conductive lines each of which has a second width L, said second pads having a third width S 2 and located outside of said first pads in a parallel line to the line of said first pads with a second interval C, wherein the first, second and third widths S 1 , L, S 2 and the first interval P has the following relationship: P>S 2 > S 1 + L; wherein each of said second pads are located at the positions corresponding to the middle positions between the first pads adjoining each other where said second pads are located in a first area which is inside of straight lines from a center of the semiconductor pellet having an angle e with a side of the semiconductor pellet, in which θ>tan −1 (2C/(P−S 1 )); and wherein each of said second pads are located at the positions shifting in a direction towards a corner of the semiconductor pellet from the middle positions where said second pads are located in a second area which is outside of the first area.
Claim 2
Dependent Claim 245 words
A semiconductor pellet having a central area and a peripheral area, comprising: an integrated circuit formed in the central area of the pellet; a plurality of first electric pads arranged in a line in the peripheral area of the pellet, said first pads having a first width S 1 and arranged with a first interval P; and a plurality of second electric pads connected to the conductive lines each of which has a second width L, said second pads having a third width S 2 and located outside of said first pads in a parallel line to the line of said first pads with a second interval C, wherein the first, second and third widths S 1 , L, S 2 and the first interval P has the following relationship: P>S 2 > S 1 + L; wherein each of said second pads are located at the positions corresponding to the middle positions between the first pads adjoining each other where said second pads are located in a first area which is inside of straight lines from a center of the semiconductor pellet having an angle e with a side of the semiconductor pellet, in which θ>tan −1 (2C/(P−S 1 )); and wherein each of said second pads are located at the positions shifting in a direction towards a corner of the semiconductor pellet from the middle positions where said second pads are located in a second area which is outside of the first area.
Claim 3
Dependent Claim 68 words
The semiconductor pellet according to claim 1 , wherein each of said first pads has a first outer side defining the first width S 1 and each of said second pads has a second outer side defining the second width S 2 , and wherein the outer sides of said second pads located in the second area are aligned with the corresponding outer sides of said first pads.
Claim 4
Dependent Claim 20 words
The semiconductor pellet according to claim 1 , wherein a shape of each of said first pads is substantially square.
Claim 5
Dependent Claim 32 words
The semiconductor pellet according to claim 1 , wherein a shape of each of said first pads is a rectangle having a long side facing towards a center of the semiconductor pellet.
Claim 6
Dependent Claim 32 words
The semiconductor pellet according to claim 1 , wherein a shape of each of said second pads is a rectangle having a short side facing towards a center of the semiconductor pellet.

References Cited (Backward Citations)

JPH02119233A Cited
JPH05186649A Cited
US5818114A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2004-10-22 2005-04-23 2005-10-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2008-10-22 2009-04-23 2009-10-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2012-10-22 2013-04-23 2013-10-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag