US6255906B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Power amplifier operated as an envelope digital to analog converter with digital pre-distortion
Assignee: Skyworks Solutions Inc
•
Filing: 1999-09-30
•
Granted: 2001-07-03
•
Expires: 2019-09-30
Abstract
Abstract A power amplifier that amplifies an electrical signal that is passed through a power amplification array. The power amplifier is employed in various applications including cellular telephones, radio frequency signal transmission, and other electrical signal applications requiring power amplification. The power amplifier contains a number of power amplifiers arranged in a power amplifier array. To reproduce a particular envelope profile, a selected number of the power amplifiers of the power amplifier array is switched ON, whereas another selected number of the power amplifiers of the power amplifier array are switched OFF. All elements are fed with an RF signal containing phase information as well. The amplified, output signal provided after the power amplifier array is fed to an antenna for signal transmission. Impedance matching circuitry is employed between the power amplifier array and the antenna to provide efficiency for those applications having low power budgets or seeking to operate with extremely high efficiency. The present invention provides a solution that is extremely energy efficient, making it ideally suited for applications having low available power budgets such as battery operated devices such as cellular telephones. From one perspective, the power amplifier array is operated as if it were a digital device. For example, each of the individual power amplifiers of the power amplifier array is either switched ON or switched OFF, as described above, and a selected number of the power amplifiers provides the desired level for the specific application.
Inventors
- 👤 Donald Brian Eidson
- 👤 Mats Lindstrom
- 👤 Robert Edmund Grange
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:02
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/66; H03M1/74; H03F; H03F1/00; H03F1/02; H03F1/0205; H03F1/0277; H03F1/32; H03F1/3241; H03F3/00; H03F3/60; H03F3/602; H03F2201/00; H03F2201/32; H03F2201/3233
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
160 words
A power amplifier that amplifies an electrical signal, the electrical signal having a magnitude that traverses a first path within the power amplifier to an antenna and a phase that traverses a second path within the power amplifier to the antenna, the power amplifier comprising: a plurality of power amplifiers; a power supply that switches on at least one power amplifier within the plurality of power amplifiers; a logic circuitry coupled to the power supply that directs the switching on of the at least one power amplifier within the plurality of power amplifiers; a time delay compensation circuitry that substantially minimizes any time delay mismatch between the first path and the second path within the power amplifier; a pre-distortion circuitry that substantially compensates for any impedance mismatch created by any changes in the magnitude; and a look up table that stores a gain profile and a phase profile of at least one power amplifier of the plurality of power amplifiers.
Claim 2
Dependent Claim
160 words
A power amplifier that amplifies an electrical signal, the electrical signal having a magnitude that traverses a first path within the power amplifier to an antenna and a phase that traverses a second path within the power amplifier to the antenna, the power amplifier comprising: a plurality of power amplifiers; a power supply that switches on at least one power amplifier within the plurality of power amplifiers; a logic circuitry coupled to the power supply that directs the switching on of the at least one power amplifier within the plurality of power amplifiers; a time delay compensation circuitry that substantially minimizes any time delay mismatch between the first path and the second path within the power amplifier; a pre-distortion circuitry that substantially compensates for any impedance mismatch created by any changes in the magnitude; and a look up table that stores a gain profile and a phase profile of at least one power amplifier of the plurality of power amplifiers.
Claim 3
Dependent Claim
20 words
The power amplifier of claim 1 , wherein the electrical signal comprises a radio frequency component and an audio component.
Claim 4
Dependent Claim
33 words
The power amplifier of claim 1 , wherein the electrical signal comprises an in-phase component and a quadrature component, each of the in-phase component and the quadrature component modulates a radio frequency carrier.
Claim 5
Dependent Claim
22 words
The power amplifier of claim 1 , wherein the plurality of power amplifiers is partitioned into a plurality of power amplifier arrays.
Claim 6
Dependent Claim
33 words
The power amplifier of claim 4 , wherein at least one power amplifier array of the plurality of power amplifier arrays has a gain profile and a phase profile that is linearly scaled.
Claim 7
Dependent Claim
55 words
The power amplifier of claim 1 , further comprising a power amplifier selection circuitry that selects a predetermined number of power amplifiers of the plurality of power amplifiers to be switched on; and the power amplifier selection circuitry selects a remaining number of power amplifiers of the plurality of power amplifiers to be switched off.
Claim 8
Dependent Claim
24 words
The power amplifier of claim 1 , further comprising a look up table that stores an impedance characterization of the plurality of power amplifiers.
Claim 9
Dependent Claim
46 words
A power amplifier that amplifies an electrical signal, the power amplifier comprising: a plurality of power amplifiers; a control circuitry that switches on at least one power amplifier of the plurality of power amplifiers; and a pre-distortion circuitry that provides digital pre-distortion to the electrical signal.
Claim 10
Dependent Claim
46 words
A power amplifier that amplifies an electrical signal, the power amplifier comprising: a plurality of power amplifiers; a control circuitry that switches on at least one power amplifier of the plurality of power amplifiers; and a pre-distortion circuitry that provides digital pre-distortion to the electrical signal.
Claim 11
Dependent Claim
92 words
The power amplifier of claim 8 , wherein: the electrical signal comprises a magnitude and a phase; the magnitude passes through a first path of the plurality of power amplifiers; the phase passes through a second path of the plurality of power amplifiers; and the electrical signal is provided to an antenna; and further comprising: a time delay compensation circuitry that substantially minimizes any time delay mismatch between the first path and the second path; and the pre-distortion circuitry substantially compensates for any impedance mismatch created by any changes in the magnitude.
Claim 12
Dependent Claim
52 words
The power amplifier of claim 9 , wherein: the time delay compensation circuitry that substantially minimizes any time delay mismatch between the first path and the second path performs the time delay compensation in real time; and the pre-distortion circuitry that substantially compensates for any impedance mismatch created by an environmental effect.
Claim 13
Dependent Claim
43 words
The power amplifier of claim 8 , wherein: the control circuitry switches on a predetermined number of power amplifiers of the plurality of power amplifiers; and the control circuitry switches off a remaining number of power amplifiers of the plurality of power amplifiers.
Claim 14
Dependent Claim
20 words
The power amplifier of claim 8 , wherein the plurality of power amplifiers comprises a plurality of power amplifier arrays.
Claim 15
Dependent Claim
22 words
The power amplifier of claim 12 , wherein at least one power amplifier array has an output profile that is binary scaled.
Claim 16
Dependent Claim
24 words
The power amplifier of claim 8 , further comprising a look up table that stores an impedance characterization of the plurality of power amplifiers.
Claim 17
Dependent Claim
13 words
The power amplifier of claim 14 , further comprising an impedance matching array.
Claim 18
Dependent Claim
30 words
The power amplifier of claim 8 , further comprising a look up table that stores an output profile of at least one power amplifier of the plurality of power amplifiers.
Claim 19
Independent Claim
60 words
A method of power amplification comprising: selecting at least one power amplifier from a plurality of power amplifiers; switching on the at least one power amplifier of the plurality of power amplifiers with a voltage; and performing digital pre-distortion compensation to an electrical signal that is provided to the at least one power amplifier from a plurality of power amplifiers.
Claim 20
Independent Claim
60 words
A method of power amplification comprising: selecting at least one power amplifier from a plurality of power amplifiers; switching on the at least one power amplifier of the plurality of power amplifiers with a voltage; and performing digital pre-distortion compensation to an electrical signal that is provided to the at least one power amplifier from a plurality of power amplifiers.
Claim 21
Dependent Claim
57 words
The method of claim 17 , further comprising: minimizing any time delay mismatch between a first electrical signal path and a second electrical signal path within the power amplifier, the first electrical signal path and the second electrical signal path terminate at an antenna; and compensating for any impedance mismatch created by any changes in a magnitude.
Claim 22
Dependent Claim
53 words
The method of claim 17 , further comprising: selecting a predetermined gain from a look up table that stores a gain profile of at least one power amplifier of the plurality of power amplifiers; and selecting a predetermined number of power amplifiers of the plurality of power amplifiers to provide the predetermined gain.
Claim 23
Dependent Claim
33 words
The method of claim 17 , wherein the plurality of power amplifiers comprises a plurality of power amplifier arrays; and at least one of the plurality of power amplifier arrays is binary scaled.
References Cited (Backward Citations)
US4580111A
Cited
US4804931A
Cited
US4879519A
Cited
US4952890A
Cited
US5132637A
Cited
US5287543A
Cited
US5450444A
Cited
US5986500A
Cited
US5886573A
Cited
US6054894A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-07-02 | 2005-01-01 | 2005-07-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-07-02 | 2009-01-01 | 2009-07-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-07-02 | 2013-01-01 | 2013-07-03 | $7700.00 | Window Closed / Lapsed |