US6172394B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-volatile semiconductor memory device having a floating gate with protruding conductive side-wall portions
Assignee: Fujitsu Semiconductor Ltd
•
Filing: 1999-04-30
•
Granted: 2001-01-09
•
Expires: 2019-04-30
Abstract
Abstract A non-volatile semiconductor memory device includes memory cells each having a duplicate gate structure in which a floating gate and a control gate are stacked. Each memory cell includes a semiconductor substrate of a first conductivity type; a first gate insulation film formed on the semiconductor substrate; a first conductive film formed on the first gate insulation film and constituting a portion of the floating gate; first and second semiconductor regions of a second conductivity type opposite to the first conductivity type, formed on the semiconductor substrate so as to be self-aligned with side walls of the first conductive film; conductive side-wall portions formed additionally formed on the side walls so as to protrude from a top surface of the first conductive film and to overlap the first and second semiconductor regions, and constituting the remaining portion of the floating gate; a second gate insulation film formed to cover the first conductive film and the conductive side-wall portions; and a second conductive film formed on the second gate insulation film and constituting the control gate. This structure can improve the write efficiency and the erasure efficiency, and reduce the cell area and voltages to be applied to each cell in the write operation and the erasure operation.
Inventors
- 👤 Shinichi Nakagawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 22:44
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0411; H10D30/60; H10D30/68; H10D30/681; H10D30/684; H10D30/685; H10D30/6891; H10D64/00; H10D64/01; H10D64/031; H10D64/035
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
176 words
A non-volatile semiconductor memory device including memory cells each having a duplicate gate structure in which a floating gate and a control gate are stacked, each of said memory cells comprising: a semiconductor substrate of a first conductivity type; a first gate insulation film formed on said semiconductor substrate; a first conductive film formed on said first gate insulation film and constituting a portion of said floating gate; first and second semiconductor regions of a second conductivity type opposite to said first conductivity type formed on said semiconductor substrate so as to be self-aligned with side walls of said first conductive film; conductive side-wall portions additionally formed on said side walls so as to protrude from a top surface of said first conductive film and to overlap said first and second semiconductor regions, and constituting the remaining portion of said floating gate; a second gate insulation film formed to cover said first conductive film and said conductive side-wall portions; and a second conductive film formed on said second gate insulation film and constituting said control gate.
Claim 2
Dependent Claim
176 words
A non-volatile semiconductor memory device including memory cells each having a duplicate gate structure in which a floating gate and a control gate are stacked, each of said memory cells comprising: a semiconductor substrate of a first conductivity type; a first gate insulation film formed on said semiconductor substrate; a first conductive film formed on said first gate insulation film and constituting a portion of said floating gate; first and second semiconductor regions of a second conductivity type opposite to said first conductivity type formed on said semiconductor substrate so as to be self-aligned with side walls of said first conductive film; conductive side-wall portions additionally formed on said side walls so as to protrude from a top surface of said first conductive film and to overlap said first and second semiconductor regions, and constituting the remaining portion of said floating gate; a second gate insulation film formed to cover said first conductive film and said conductive side-wall portions; and a second conductive film formed on said second gate insulation film and constituting said control gate.
Claim 3
Dependent Claim
41 words
The non-volatile semiconductor memory device as set forth in claim 1 , wherein said memory cell further comprises a third semiconductor region formed under said first semiconductor region and having a lower impurity concentration than that of said first semiconductor region.
Claim 4
Dependent Claim
29 words
The non-volatile semiconductor memory device as set forth in claim 2 , wherein said first conductive film and said conductive side-wall portions are formed in a generally concave shape.
Claim 5
Dependent Claim
25 words
The non-volatile semiconductor memory device as set forth in claim 3 , wherein the top portion of each of said conductive side-wall portions is rounded.
Claim 6
Dependent Claim
33 words
The non-volatile semiconductor memory device as set forth in claim 3 , wherein the thickness of each of said conductive side-wall portions is selected from a range of 100 nm to 300 nm.
Claim 7
Dependent Claim
30 words
The non-volatile semiconductor memory device as set forth in claim 4 , wherein the thickness of each of said conductive side-wall portions is selected to be 200 nm or more.
Claim 8
Dependent Claim
38 words
The non-volatile semiconductor memory device as set forth in claim 1 , wherein said first conductive film and said conductive side-wall portions are formed by polysilicon films, and said second conductive film is formed by a polysilicon film.
Claim 9
Dependent Claim
49 words
The non-volatile semiconductor memory device as set forth in claim 1 , wherein said first conductive film and said conductive side-wall portions are formed by polysilicon films, and said second conductive film has a lamination structure of a polysilicon film and a metal layer or a metal reaction layer.
Claim 10
Dependent Claim
26 words
The non-volatile semiconductor memory device as set forth in claim 1 , wherein said first and second gate insulation films are both formed by oxide films.
Claim 11
Dependent Claim
43 words
The non-volatile semiconductor memory device as set forth in claim 1 , wherein said first gate insulation film is formed by an oxide film and said second gate insulation film has a structure in which oxide films and nitride films are alternately stacked.
Claim 12
Dependent Claim
44 words
The non-volatile semiconductor memory device as set forth in claim 1 , wherein said semiconductor substrate has a step portion in a gate's lengthwise direction in a region on said semiconductor substrate which corresponds to a portion where said first conductive film is formed.
Claim 13
Dependent Claim
30 words
The non-volatile semiconductor memory device as set forth in claim 11 , wherein said step portion is formed in a vicinity of said second semiconductor region constituting a drain region.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-01-09 | 2004-07-10 | 2005-01-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-01-09 | 2008-07-10 | 2009-01-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-01-09 | 2012-07-10 | 2013-01-09 | $7700.00 | Window Closed / Lapsed |