← Back to Patent Explorer
US6166593A Expired / Lapsed US ⏱️ 0.0 years remaining

Input/output devices for complex integrated circuits, and assembly method thereof

Assignee: STMicroelectronics SRL
•
Filing: 1998-04-27
•
Granted: 2000-12-26
•
Expires: 2018-04-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A complex integrated circuit comprises at least a plurality of modules coupled together through at least a system channel. The circuit further comprises a plurality of input/output devices for interfacing the circuit with structures outside the circuit. The plurality of input/output devices comprise at least a first circuit portion implemented as a module coupled to the remaining modules of the circuit by the first channel system (BUS1).

Inventors

  • 👤 Roberto Ganzelmi
  • 👤 Raffaele Costa
  • 👤 Cesare Pozzi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 13:56
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/78; G06F15/7828; G06F15/7832

Claims Analysis

Total Claims: 23
Claim 1
Independent Claim 123 words
A complex integrated circuit comprising, a plurality of modules for processing or storing data; a system bus coupling the plurality of modules to each other; and a plurality of input/output devices for interfacing the circuit with circuit structure outside the circuit, the plurality of input/output devices cach comprising first and second circuit portions, the first circuit portion being implemented as an I/O module for interfacing with the plurality of modules of the circuit through the system channel, the second circuit portion including a buffer for coupling the first circuit portion to an I/O pad through a data I/O bus for transmission of data between a respective one of the circuit structures outside the circuit and the system bus via the first circuit portion.
Claim 2
Dependent Claim 123 words
A complex integrated circuit comprising, a plurality of modules for processing or storing data; a system bus coupling the plurality of modules to each other; and a plurality of input/output devices for interfacing the circuit with circuit structure outside the circuit, the plurality of input/output devices cach comprising first and second circuit portions, the first circuit portion being implemented as an I/O module for interfacing with the plurality of modules of the circuit through the system channel, the second circuit portion including a buffer for coupling the first circuit portion to an I/O pad through a data I/O bus for transmission of data between a respective one of the circuit structures outside the circuit and the system bus via the first circuit portion.
Claim 3
Dependent Claim 28 words
An integrated circuit according to claim 1 wherein said system bus is located at only one side of each of the I/O module and the plurality of modules.
Claim 4
Dependent Claim 35 words
An integrated circuit according to claim 1 wherein each second circuit portion is located outside the I/O module of the first circuit portion of the input/output device in which the second circuit portion is included.
Claim 5
Dependent Claim 24 words
An integrated circuit according to claim 3 wherein the first circuit portion interfaces with a plurality of I/O pads through the data I/O bus.
Claim 6
Dependent Claim 22 words
An integrated circuit according to claim 4 wherein the data I/O bus extends along first and second sides of the I/O module.
Claim 7
Dependent Claim 24 words
An integrated circuit according to claim 5 wherein a capacitance of said data I/O bus is lower than a capacitance of the system bus.
Claim 8
Dependent Claim 21 words
An integrated circuit according to claim 1 wherein the I/O module is coupled to the system channel by an interface circuit.
Claim 9
Dependent Claim 18 words
An integrated circuit according to claim 1 wherein the plurality of modules includes a CPU and a memory.
Claim 10
Independent Claim 113 words
A method of assembling a complex integrated circuit, the method comprising coupling together a plurality of modules by a system bus for interfacing the circuit with circuit structures outside the circuit using a plurality of input/output devices, implementing a first circuit portion of each of the plurality of input/output devices using an I/O module interfacing with the remaining modules of the circuit through the system bus, and implementing a second circuit portion of each of the plurality of input/output devices using a buffer for coupling the first circuit portion to an I/O pad through a data I/O bus for transmission of data between one of the outside circuit structures and the system bus.
Claim 11
Independent Claim 113 words
A method of assembling a complex integrated circuit, the method comprising coupling together a plurality of modules by a system bus for interfacing the circuit with circuit structures outside the circuit using a plurality of input/output devices, implementing a first circuit portion of each of the plurality of input/output devices using an I/O module interfacing with the remaining modules of the circuit through the system bus, and implementing a second circuit portion of each of the plurality of input/output devices using a buffer for coupling the first circuit portion to an I/O pad through a data I/O bus for transmission of data between one of the outside circuit structures and the system bus.
Claim 12
Dependent Claim 96 words
A complex integrated circuit comprising: a plurality of modules for processing or storing data; a system channel coupled to each of the plurality of modules; a first plurality of I/O pads for interfacing the circuit with circuit structures outside the circuit; a first I/O port coupled by the system channel to the plurality of modules, the first I/O port being a module structured to couple each of the first plurality of I/O pads to the first system channel; and an I/O bus coupling each of the first plurality of I/O pads to the first I/O port.
Claim 13
Dependent Claim 96 words
A complex integrated circuit comprising: a plurality of modules for processing or storing data; a system channel coupled to each of the plurality of modules; a first plurality of I/O pads for interfacing the circuit with circuit structures outside the circuit; a first I/O port coupled by the system channel to the plurality of modules, the first I/O port being a module structured to couple each of the first plurality of I/O pads to the first system channel; and an I/O bus coupling each of the first plurality of I/O pads to the first I/O port.
Claim 14
Dependent Claim 60 words
The integrated circuit of claim 10, further comprising: a second plurality of I/O pads for interfacing the circuit with structures outside the circuit; and a second I/O port coupled by the system channel to the plurality of modules, the second I/O port being a module structured to couple each of the second plurality of I/O pads to the system channel.
Claim 15
Dependent Claim 26 words
The integrated circuit of claim 10 wherein the system channel extends along only one side of each of the plurality of modules and the I/O port.
Claim 16
Dependent Claim 25 words
The integrated circuit of claim 10, further comprising an I/O bus coupling each of the first plurality of I/O pads to the first I/O port.
Claim 17
Dependent Claim 21 words
The integrated circuit of claim 10 wherein the I/O bus extends along first and second sides of the first I/O port.
Claim 18
Dependent Claim 23 words
The integrated circuit of claim 10 wherein the I/O bus has a capacitance that is lower than a capacitance of the system channel.
Claim 19
Dependent Claim 25 words
The integrated circuit of claim 10 wherein the first I/O port includes an I/O interface that couples the first I/O port to the system channel.
Claim 20
Dependent Claim 31 words
The integrated circuit of claim 10 wherein the first I/O port includes an input buffer that receives data from the first plurality of I/O pads for transmission on the system channel.
Claim 21
Dependent Claim 59 words
The integrated circuit of claim 17, further comprising a plurality of I/O modules coupled to the first I/O port, each of the plurality of I/O modules including a respective one of the first plurality of I/O pads and an output buffer that receives data from the first I/O port for transmission to the I/O pad of the I/O module.
Claim 22
Dependent Claim 19 words
The integrated circuit of claim 18 wherein each of the plurality of I/O modules includes an ESD protection circuit.
Claim 23
Dependent Claim 34 words
The integrated circuit of claim 18 wherein the first I/O port includes control logic that controls the input buffer of the first I/O port and the output buffer of each of the I/O modules.

References Cited (Backward Citations)

US3757306A Cited
US5896549A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-12-26 2004-06-26 2004-12-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-12-26 2008-06-26 2008-12-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-12-26 2012-06-26 2012-12-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag