← Back to Patent Explorer
US6161001A Expired / Lapsed US ⏱️ 0.0 years remaining

Diversity reception device

Assignee: Kyocera Corp
•
Filing: 1999-03-19
•
Granted: 2000-12-12
•
Expires: 2019-03-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A diversity reception device which weights in proportion to the reception level and combines a plurality of reception signals, includes a phase demodulator for demodulating the phase of the reception signal, a converter to output the sine and cosine elements of the reception signal, a sine element adder to add up sine element of each reception signal, and a cosine element adder to add up cosine element of each reception signal. The converter fetches and outputs predetermined values on sine and cosine elements of the reception signal upon input of the reception signal's reception level and phase data that is sent from phase demodulator. Therefore, the present device does not require expensive electronic circuits and can be made of small digital circuits suitable for IC including a memory.

Inventors

  • 👤 Toshinori Iinuma

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 04:48
CPC Classifications
H; H04; H04B; H04B7/00; H04B7/02; H04B7/04; H04B7/08; H04B7/0837; H04B7/0842; H04B7/0865

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 368 words
A diversity reception device for weighting and combining n reception signals, comprising: a timing generating means for generating a clock; an offset outputting means for alternately generating two types of phase data in synchronization with said clock, said two types of phase data being different from each other by 90°; n phase demodulating means for demodulating a phase of a corresponding one of said n reception signals and outputting phase data, in synchronization with said clock; n phase adding means which each adds together, for a corresponding one of said n reception signals, said phase data output from said offset outputting means and said phase data output from a corresponding one of said n phase demodulating means; n element ROMs which each, including a first input port, a second input port, and an output port, prestores element values in places respectively specified by combinations of a weighting factor and phase data, receives a weighting factor through said first input port, receives, through said second input port, phase data output from a corresponding phase demodulating means, reads an element value from a place specified by a combination of said weighting factor and said phase data respectively received through said first input port and said second input port, and outputs said read element value through said output port, each of said prestored cosine elements being obtained by an operation using a weighting factor and either of the cosine and sine of phase data, and said element value prestored in each of said n element ROMs corresponding to all combinations of a weighting factor and phase data; n distributing means including a first output port and a second output port, which each outputs alternately said element values output from a corresponding one of said n element ROMs alternately through said first output port and said second output port in synchronization with said clock; a cosine element adding means for adding up n element values output from said first output port of said n element ROMs respectively corresponding to said n reception signal; a sine element adding means for adding up n element values output from said second output port of said n element ROMs respectively corresponding to said n reception signals.
Claim 2
Dependent Claim 368 words
A diversity reception device for weighting and combining n reception signals, comprising: a timing generating means for generating a clock; an offset outputting means for alternately generating two types of phase data in synchronization with said clock, said two types of phase data being different from each other by 90°; n phase demodulating means for demodulating a phase of a corresponding one of said n reception signals and outputting phase data, in synchronization with said clock; n phase adding means which each adds together, for a corresponding one of said n reception signals, said phase data output from said offset outputting means and said phase data output from a corresponding one of said n phase demodulating means; n element ROMs which each, including a first input port, a second input port, and an output port, prestores element values in places respectively specified by combinations of a weighting factor and phase data, receives a weighting factor through said first input port, receives, through said second input port, phase data output from a corresponding phase demodulating means, reads an element value from a place specified by a combination of said weighting factor and said phase data respectively received through said first input port and said second input port, and outputs said read element value through said output port, each of said prestored cosine elements being obtained by an operation using a weighting factor and either of the cosine and sine of phase data, and said element value prestored in each of said n element ROMs corresponding to all combinations of a weighting factor and phase data; n distributing means including a first output port and a second output port, which each outputs alternately said element values output from a corresponding one of said n element ROMs alternately through said first output port and said second output port in synchronization with said clock; a cosine element adding means for adding up n element values output from said first output port of said n element ROMs respectively corresponding to said n reception signal; a sine element adding means for adding up n element values output from said second output port of said n element ROMs respectively corresponding to said n reception signals.

References Cited (Backward Citations)

US4015205A Cited
US4270210A Cited
JPH0327626A Cited
US5280637A Cited
US5321850A Cited
US5465271A Cited
US5461646A Cited
US5761252A Cited
US5901187A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-12-12 2004-06-12 2004-12-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-12-12 2008-06-12 2008-12-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-12-12 2012-06-12 2012-12-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag