US6157055A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having a long data retention time with the increase in leakage current suppressed
Assignee: Hitachi Ltd
•
Filing: 1998-11-04
•
Granted: 2000-12-05
•
Expires: 2018-11-04
Abstract
Abstract In a semiconductor memory device such as a DRAM, a conductive film (1.11') is arranged on the rim portion of a isolation insulating film (1.2) in opposition to a semiconductor substrate (1.1) with a thin insulating film in between. This conductive film (1.11') is electrically connected to a lower electrode (1.11) of a storage capacitor. This novel arrangement can control the location of electrical pn junction independently of the location of metallurgical pn junction, thereby realizing a semiconductor memory device having a long data retention time with the increase in leakage current suppressed.
Inventors
- 👤 Ken Yamaguchi
- 👤 Shinichiro Kimura
- 👤 Masatada Horiuchi
- 👤 Tatsuya Teshima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:21
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/31; H10B12/01; H10B12/02; H10B12/05; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/692
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
190 words
A semiconductor memory device comprising: a plurality of active regions formed on a semiconductor substrate; a metal oxide semiconductor transistor formed on said plurality of active regions; a separation insulating film formed between adjacent ones of said plurality of active regions for electrically separating the same from each other; a lower electrode of a storage capacitor, said lower electrode being electrically connected to one of a pair of diffused layers of said metal oxide semiconductor transistor formed in a surface region of said plurality of active regions and having a conductor type reverse to that of said semiconductor substrate, said lower electrode extending over to one of said plurality of active regions and said separation insulating film; a dielectric film and an upper electrode of said storage capacitor, said dielectric film and said upper electrode being stacked on said lower electrode; and a conductive film arranged in a rim portion in said separation insulating film in a manner opposed to said semiconductor substrate with an insulating film in between; wherein the lower end portion of said lower electrode is electrically connected to the upper end portion of said conductive film.
Claim 2
Dependent Claim
190 words
A semiconductor memory device comprising: a plurality of active regions formed on a semiconductor substrate; a metal oxide semiconductor transistor formed on said plurality of active regions; a separation insulating film formed between adjacent ones of said plurality of active regions for electrically separating the same from each other; a lower electrode of a storage capacitor, said lower electrode being electrically connected to one of a pair of diffused layers of said metal oxide semiconductor transistor formed in a surface region of said plurality of active regions and having a conductor type reverse to that of said semiconductor substrate, said lower electrode extending over to one of said plurality of active regions and said separation insulating film; a dielectric film and an upper electrode of said storage capacitor, said dielectric film and said upper electrode being stacked on said lower electrode; and a conductive film arranged in a rim portion in said separation insulating film in a manner opposed to said semiconductor substrate with an insulating film in between; wherein the lower end portion of said lower electrode is electrically connected to the upper end portion of said conductive film.
Claim 3
Dependent Claim
24 words
The semiconductor memory device according to claim 1, wherein said insulating film has a thickness in a range from 3 nm to 50 nm.
Claim 4
Dependent Claim
33 words
The semiconductor memory device according to claim 1, wherein said separation insulating film is formed in a groove formed in said semiconductor substrate between said adjacent one of said plurality of active regions.
Claim 5
Dependent Claim
33 words
The semiconductor memory device according to claim 1, wherein said separation insulating film is formed by oxidizing a surface of said semiconductor substrate between said adjacent one of said plurality of active regions.
Claim 6
Dependent Claim
59 words
The semiconductor memory device according to claim 1, wherein a bit line is formed on the other of said pair of diffused layers of said metal oxide semiconductor transistor and said lower electrode extends from said one of said pair of diffused layers of said metal oxide semiconductor transistor to over an insulating film formed on said bit line.
Claim 7
Dependent Claim
43 words
The semiconductor memory device according to claim 1, wherein said lower electrode is formed at a location with a recess portion and said dielectric film is continuously formed along the top surface of said lower electrode and the inside of said recess portion.
Claim 8
Dependent Claim
30 words
The semiconductor memory device according to claim 1, wherein said conductive film is made of a material selected from a group consisting of polycrystalline silicon, tungsten silicide, and molybdenum silicide.
Claim 9
Dependent Claim
178 words
A semiconductor memory device having a memory cell with a switching transistor electrically connected to a capacitor in series, comprising: a semiconductor substrate; and a first insulating film arranged below the main surface of said semiconductor substrate; wherein said switching transistor has a pair of impurity diffused layers formed in an active region, a channel formed between said pair of impurity diffused layers in said active region, a gate insulating film formed on said channel, and gate electrode formed in opposition to said channel with said gate insulating film in between, said capacitor has a lower electrode electrically connected to one of said pair of impurity diffused layers, a dielectric film covering a part of said lower electrode, and an upper electrode formed in opposition to said lower electrode with said dielectric film in between, and said lower electrode is buried in said first insulating film at a part thereof in opposition to one of said pair of impurity diffused layers a electrically connected to said lower electrode with a part of said first insulating film in between.
Claim 10
Dependent Claim
178 words
A semiconductor memory device having a memory cell with a switching transistor electrically connected to a capacitor in series, comprising: a semiconductor substrate; and a first insulating film arranged below the main surface of said semiconductor substrate; wherein said switching transistor has a pair of impurity diffused layers formed in an active region, a channel formed between said pair of impurity diffused layers in said active region, a gate insulating film formed on said channel, and gate electrode formed in opposition to said channel with said gate insulating film in between, said capacitor has a lower electrode electrically connected to one of said pair of impurity diffused layers, a dielectric film covering a part of said lower electrode, and an upper electrode formed in opposition to said lower electrode with said dielectric film in between, and said lower electrode is buried in said first insulating film at a part thereof in opposition to one of said pair of impurity diffused layers a electrically connected to said lower electrode with a part of said first insulating film in between.
Claim 11
Dependent Claim
33 words
The semiconductor memory device according to claim 8, wherein said part of said first insulating film is formed in a film having a thickness in a range from 3 nm to 50 nm.
Claim 12
Dependent Claim
27 words
The semiconductor memory device according to claim 8, wherein said part of said lower electrode is buried at least to a depth of a metallurgical pn junction.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-12-05 | 2004-06-05 | 2004-12-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-12-05 | 2008-06-05 | 2008-12-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-12-05 | 2012-06-05 | 2012-12-05 | $7700.00 | Window Closed / Lapsed |