Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
159 words
A test method for use by automated test equipment which includes a computer to measure the operation of an integrated circuit comprising of: providing a database to a computer, said database including at least patterns of vectors known to represent good components; assign randomly selected timing set to each vector; creating a pattern of test vectors with randomly assigned timing sets, establish a count representing the maximum number of times a set of test vectors will be applied to a device under test; presenting pattern of test vector to predeteremined ports of said integrated circuit; sensing voltage waveform on a particular port of said integrated circuit port; comparing said voltage waveform outputs of said stored patterns; if there is no match adjusting the periodT of timing sets within selected measured frequency range by a predetermined increment until the scanned patterns match the stored patterns; and if there is a match calculating the asynchronous frequency of said device under test.
Claim 2
Dependent Claim
159 words
A test method for use by automated test equipment which includes a computer to measure the operation of an integrated circuit comprising of: providing a database to a computer, said database including at least patterns of vectors known to represent good components; assign randomly selected timing set to each vector; creating a pattern of test vectors with randomly assigned timing sets, establish a count representing the maximum number of times a set of test vectors will be applied to a device under test; presenting pattern of test vector to predeteremined ports of said integrated circuit; sensing voltage waveform on a particular port of said integrated circuit port; comparing said voltage waveform outputs of said stored patterns; if there is no match adjusting the periodT of timing sets within selected measured frequency range by a predetermined increment until the scanned patterns match the stored patterns; and if there is a match calculating the asynchronous frequency of said device under test.
Claim 3
Dependent Claim
27 words
A test method for use by automated test equipment according to claim 1, wherein said predetermined increment by which said timing set are adjusted is 0.1 nanoseconds.
Claim 4
Dependent Claim
77 words
A test method for use by automated test equipment according to claim 1, wherein each vector has either a first randomly assigned timing set or a second randomly assigned timing set, and further including the step of presenting the first randomly assigned timing set to said unit under test during the first half of a scan period, and presenting said second timing randomly assigned timing set during the second half of a scan period, in any order.
Claim 5
Dependent Claim
98 words
A test method for use by automated test equipment according to claim 1, wherein each vector has a first randomly assigned timing set, a second randomly assigned timing set, and a third randomly assigned timing set, and further including the step of presenting either the first randomly assigned timing sets to said unit under test during the first third of a scan period, and presenting said second randomly assigned timing set during the second third of a scan period, and presenting said third randomly assigned timing set during the last third of a scan period, in any order.
Claim 6
Dependent Claim
120 words
A test method for use by automated test equipment according to claim 1, wherein each vector has a first timing randomly assigned timing sets, a second randomly assigned timing set, a third randomly assigned timing set, and a fourth randomly assigned timing set, and further including the step of presenting said first randomly assigned timing sets to said unit under test during the first forth of a scan period, and presenting said second randomly assigned timing set during the second forth of a scan period, and presenting said third randomly assigned timing set during the third forth of a scan period, and presenting said forth randomly assigned timing sets during the last forth of a scan period, in any order.