US6034963A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiple network protocol encoder/decoder and data processor
Assignee: Nvidia Corp
•
Filing: 1996-10-31
•
Granted: 2000-03-07
•
Expires: 2016-10-31
Abstract
Abstract A multiple network protocol encoder/decoder comprising a network protocol layer, data handler, O.S. State machine, and memory manager state machines implemented at a hardware gate level. Network packets are received from a physical transport level mechanism by the network protocol layer state machine which decodes network protocols such as TCP, IP, User Datagram Protocol (UDP), PPP, and Raw Socket concurrently as each byte is received. Each protocol handler parses and strips header information immediately from the packet, requiring no intermediate memory. The resulting data are passed to the data handler which consists of data state machines that decode data formats such as email, graphics, Hypertext Transfer Protocol (HTTP), Java, and Hypertext Markup Language (HTML). Each data state machine reacts accordingly to the pertinent data, and any data that are required by more than one data state machine is provided to each state machine concurrently, and any data required more than once by a specific data state machine, are placed in a specific memory location with a pointer designating such data (thereby ensuring minimal memory usage). Resulting display data are immediately passed to a display controller. Any outgoing network packets are created by the data state machines and passed through the network protocol state machine which adds header information and forwards the resulting network packet via a transport level mechanism.
Inventors
- 👤 John Shigeto Minami
- 👤 Ryo Koyama
- 👤 Michael Ward Johnson
- 👤 Masaru Shinohara
- 👤 Thomas C. Poff
- 👤 Daniel F. Burkes
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 14:54
CPC Classifications
H; H04; H04L; H04L69/00; H04L69/12; H04L47/00; H04L47/50; H04L47/62; H04L47/622; H04L47/6225; H04L47/623; H04L49/00; H04L49/90; H04L49/901; H04L69/16; H04L69/161; H04L69/30; H04L69/32; H04L69/322; H04L69/325
Claims Analysis
Total Claims: 44
Claim 1
Independent Claim
141 words
An apparatus for decoding and encoding network protocols and data, comprising: a network protocol layer module for receiving and transmitting network packets and for encoding and decoding network packet bytes which comprise packet data; a data handler module for exchanging said packet data with said network protocol layer module and for processing a specific data type; a memory control module in communication with said data handler module for arbitrating memory accesses and for providing display data; and an operating system (o.s.) state machine module that is optimized for a single selected network protocol, said o.s. module in communication with said data handler module and providing resource control and system and user interfaces; wherein said network protocol layer module, said data handler module, said memory control module, and said operating system (o.s.) state machine module are implemented in hardware gate level circuitry.
Claim 2
Independent Claim
141 words
An apparatus for decoding and encoding network protocols and data, comprising: a network protocol layer module for receiving and transmitting network packets and for encoding and decoding network packet bytes which comprise packet data; a data handler module for exchanging said packet data with said network protocol layer module and for processing a specific data type; a memory control module in communication with said data handler module for arbitrating memory accesses and for providing display data; and an operating system (o.s.) state machine module that is optimized for a single selected network protocol, said o.s. module in communication with said data handler module and providing resource control and system and user interfaces; wherein said network protocol layer module, said data handler module, said memory control module, and said operating system (o.s.) state machine module are implemented in hardware gate level circuitry.
Claim 3
Dependent Claim
21 words
The apparatus of claim 1, wherein said network protocol layer module comprises a plurality of state machines representing different network protocols.
Claim 4
Dependent Claim
39 words
The apparatus of claim 2, wherein said network protocol layer module implements one or more of the following network protocols: Point to Point Protocol (PPP), Internetwork Packet (IP), Transmission Control Protocol (TCP), Raw Socket, and/or User Datagram Protocol (UDP).
Claim 5
Dependent Claim
15 words
The apparatus of claim 2, wherein said network packet bytes are processed in real time.
Claim 6
Dependent Claim
13 words
The apparatus of claim 2, wherein said network packet bytes are processed concurrently.
Claim 7
Dependent Claim
13 words
The apparatus of claim 2, wherein said network packet bytes are processed byte-serially.
Claim 8
Dependent Claim
32 words
The apparatus of claim 1, wherein any data required more than once by a specific said state machine is placed in a specific memory location with a pointer designating said memory location.
Claim 9
Dependent Claim
22 words
The apparatus of claim 1, wherein said data handler module comprises at least one state machine which process a specific data type.
Claim 10
Dependent Claim
52 words
The apparatus of claim 8, wherein said data handler module processes one or more of the following protocols: Hypertext Transfer Protocol (HTTP), Hypertext Markup Language (HTML), Post Office Protocol (POP3), Internet Message Access Protocol (IMAP4), Simple Mail Transfer Protocol (SMTP), Joint Photographic Experts Group (JPEG), Graphics Interchange Format (GIF), and/or Java language.
Claim 11
Dependent Claim
14 words
The apparatus of claim 8, wherein said data type is processed in real time.
Claim 12
Dependent Claim
12 words
The apparatus of claim 8, wherein said data type is processed concurrently.
Claim 13
Dependent Claim
13 words
The apparatus in claim 8, wherein said data type is processed byte serially.
Claim 14
Dependent Claim
41 words
The apparatus of claim 8, wherein any data shared by said at least one state machine or required more than once by a specific said state machine is placed in a specific memory location with a pointer designating said memory location.
Claim 15
Dependent Claim
23 words
The apparatus of claim 8, wherein any data shared by said at least one state machine is provided to said state machine(s) concurrently.
Claim 16
Dependent Claim
14 words
The apparatus of claim 1, wherein said memory control module arbitrates all memory accesses.
Claim 17
Dependent Claim
32 words
The apparatus of claim 1, wherein said memory control module contains a Unified Memory Architecture (UMA) which allows a system memory and a video memory to reside in a same memory area.
Claim 18
Dependent Claim
33 words
The apparatus of claim 1, wherein said memory control module is comprised of one or more arbiter logic blocks where an arbiter block arbitrates according to a dynamic rotating algorithm between two devices.
Claim 19
Dependent Claim
48 words
The apparatus of claim 1, wherein said memory control module is comprised of one or more arbiter logic blocks arranged in such a manner as to give a fixed weighted priority to each of a plurality of devices for memory access based on a given arbiter tree structure.
Claim 20
Dependent Claim
36 words
The apparatus of claim 1, wherein said o.s. state machine acts as an arbitrator between said network protocol layer module, said data handler module, and said memory control module for resource control, system and user interface.
Claim 21
Dependent Claim
10 words
The apparatus of claim 1, further comprising: a display controller.
Claim 22
Dependent Claim
28 words
The apparatus of claim 20, wherein said display controller controls one of the following types of displays: VGA, television, Liquid Crystal Display (LCD), or Light Emitting Diode (LED).
Claim 23
Dependent Claim
14 words
The apparatus of claim 1, wherein said apparatus between Internet signals and application products.
Claim 24
Dependent Claim
156 words
A process for decoding and encoding network protocols and data, said process comprising the steps of: providing a network protocol layer module for receiving and transmitting network packets and for encoding and decoding network packet bytes which comprise packet data; providing a data handler module for exchanging said packet data with said network protocol layer module and for processing a specific data type; providing a memory control module in communication with said data handler module for arbitrating memory accesses and for providing display data; and providing an operating system (o.s.) state machine module that is implemented in hardware and that is optimized for a single selected network protocol, said o.s. module in communication with said data handler module and providing resource control and system and user interfaces; wherein said network protocol layer module, said data handler module, said memory control module, and said operating system (o.s.) state machine module are implemented in hardware gate level circuitry.
Claim 25
Dependent Claim
156 words
A process for decoding and encoding network protocols and data, said process comprising the steps of: providing a network protocol layer module for receiving and transmitting network packets and for encoding and decoding network packet bytes which comprise packet data; providing a data handler module for exchanging said packet data with said network protocol layer module and for processing a specific data type; providing a memory control module in communication with said data handler module for arbitrating memory accesses and for providing display data; and providing an operating system (o.s.) state machine module that is implemented in hardware and that is optimized for a single selected network protocol, said o.s. module in communication with said data handler module and providing resource control and system and user interfaces; wherein said network protocol layer module, said data handler module, said memory control module, and said operating system (o.s.) state machine module are implemented in hardware gate level circuitry.
Claim 26
Dependent Claim
30 words
The process of claim 23, wherein said step of encoding and decoding network packet bytes further comprises the step of: representing different network protocols using a plurality of state machines.
Claim 27
Dependent Claim
50 words
The process of claim 24, wherein said step of encoding and decoding network packet bytes further comprises the step of: encoding and decoding one or more of the following network protocols: Point to Point Protocol (PPP), Internetwork Packet (IP), Transmission Control Protocol (TCP), Raw Socket, and/or User Datagram Protocol (UDP).
Claim 28
Dependent Claim
27 words
The process of claim 23, wherein said step of encoding and decoding network packet bytes further comprises the step of: processing network packet bytes in real time.
Claim 29
Dependent Claim
25 words
The process of claim 23, wherein said step of encoding and decoding network packet bytes further comprises the step of: processing network packet bytes concurrently.
Claim 30
Dependent Claim
29 words
The process of claim 23, wherein said step of encoding and decoding network packet bytes further comprise the step of: processing network packet bytes in a byte serial fashion.
Claim 31
Dependent Claim
28 words
The process of claim 23, wherein said step of processing packet data bytes further comprises the step of: processing specific data type(s) using at least one state machine.
Claim 32
Dependent Claim
27 words
The process of claim 29, wherein said step of processing packet data bytes further comprises the step of: use of a CRC algorithm to decode data fields.
Claim 33
Dependent Claim
60 words
The process of claim 29, wherein said step of processing packet data bytes further comprises the step of: processing one or more of the following protocols: Hypertext Transfer Protocol (HTTP), Hypertext Markup Language (HTML), Post Office Protocol (POP3), Internet Message Access Protocol (IMAP4), Simple Mail Transfer Protocol (SMTP), Joint Photographic Experts Group (JPEG), Graphics Interchange Format (GIF), and/or Java language.
Claim 34
Dependent Claim
25 words
The process of claim 29, wherein said step of processing packet data bytes further comprises the step of: processing packet data bytes in real time.
Claim 35
Dependent Claim
23 words
The process of claim 29, wherein said step of processing packet data bytes further comprises the step of: processing packet data bytes concurrently.
Claim 36
Dependent Claim
27 words
The process of claim 29, wherein said step of processing packet data bytes further comprises the step of: processing packet data bytes in a byte serial fashion.
Claim 37
Dependent Claim
47 words
The process of claim 29, wherein said step of processing packet data bytes further comprises the step of: placing any data more than once by a specific one of said at least one state machine in a specific memory location with a pointer designating said memory location.
Claim 38
Dependent Claim
21 words
The process of claim 23, wherein said step of controlling memory accesses further comprises the step of: arbitrating all memory accesses.
Claim 39
Dependent Claim
38 words
The process of claim 23, wherein said step of controlling memory accesses further comprises the step of: allowing a system memory and a video memory to reside in a same memory area using a Unified Memory Architecture (UMA).
Claim 40
Dependent Claim
50 words
The process of claim 23, wherein said step of controlling state machine sequencing further comprises the step of: arbitrating between said step of encoding and decoding network packet bytes, said step of processing packet data bytes, and said step of controlling memory accesses for resource control, system and user interface.
Claim 41
Dependent Claim
36 words
The process of claim 23, wherein said step of controlling state machine sequencing further comprises the step of: interpreting system and user input for the purpose of controlling data handler modules and network protocol layer modules.
Claim 42
Dependent Claim
13 words
The process of claim 23, further comprising the step of: displaying output data.
Claim 43
Dependent Claim
36 words
The process of claim 40, wherein said step of displaying output data further comprises the step of: controlling one of the following types of displays: VGA, television, Liquid Crystal Display (LCD), or Light Emitting Diode (LED).
Claim 44
Dependent Claim
21 words
The process of claim 23, wherein said process is is used to implement an interface between Internet signals and application products.
References Cited (Backward Citations)
US5012489A
Cited
US5161193A
Cited
US5430727A
Cited
US5307413A
Cited
US5440551A
Cited
US5499353A
Cited
US5426694A
Cited
US5546453A
Cited
US5802287A
Cited
US5790546A
Cited
US5761281A
Cited
US5577105A
Cited
US5519704A
Cited
US5640394A
Cited
US5790676A
Cited
US5675507A
Cited
US5870549A
Cited
US5625678A
Cited
US5734865A
Cited
US5636371A
Cited
US5754540A
Cited
US5666362A
Cited
US5809235A
Cited
US5748905A
Cited
US5818935A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-03-07 | 2003-09-06 | 2004-03-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-03-07 | 2007-09-06 | 2008-03-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-03-07 | 2011-09-06 | 2012-03-07 | $7700.00 | Window Closed / Lapsed |