US6026134A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase locked loop (PLL) with linear parallel sampling phase detector
Assignee: Hanger Solutions LLC
•
Filing: 1997-06-19
•
Granted: 2000-02-15
•
Expires: 2017-06-19
Abstract
Abstract A parallel sampling phase detector with linear output response is disclosed. The parallel sampling phase detector for use in data recovery. The device includes a voltage controlled oscillator (VCO) that generates ten separate phase signals using a five stage ring oscillator. Five linear phase detectors are employed in the device, each operating during one of five "window" intervals. The "window" intervals are non-overlapping, and are generated using preselected ones of the VCO output phases. The linear phase detectors each generate, respectively, a variable pulsewidth pump up signal wherein the pulsewidth of the pump up signal is proportional to a phase difference between the input data signal applied to the phase detector, and the output phase signals of the VCO. Each phase detector also generates a pump down signal that has a fixed pulsewidth. A loop filter determines the difference between the pump up and pump down signals and develops a control signal to vary the output frequency and phase of the VCO in accordance therewith. Each phase detector also operates as a deserializer, capturing, during the interval when the respective "window" signal is active, the data signal from the input data stream. The plurality of sampled data signals are captured by a data register, which then outputs an n-bit (5-bit) parallel format data word. The linear phase detector includes means for generating the pump down signal in response to the generation of the pump up signal.
Inventors
- 👤 Michael L. Duffy
- 👤 Mohammad J. Navabi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 03:51
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/087; H03L7/091
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
157 words
An apparatus for detecting the phase of an input signal relative to an output signal comprising: a plurality of phase detector circuits each configured to receive (i) said input signal and (ii) a window signal, each phase detector circuit being further configured to generate a phase difference signal in response to said window signal, each of said phase difference signals being proportional to a phase difference between said input signal and said output signal; means for generating said output signal in response to said phase difference signals, said output signal having a plurality of phases; wherein each phase detector circuit operates according to at least one preselected phase of said output signal and at least one of said phase detector circuits includes a function gate having an output terminal configured to generate a pump up signal, said function gate being connected to a first memory element and further having an enable terminal for receiving said window signal.
Claim 2
Independent Claim
157 words
An apparatus for detecting the phase of an input signal relative to an output signal comprising: a plurality of phase detector circuits each configured to receive (i) said input signal and (ii) a window signal, each phase detector circuit being further configured to generate a phase difference signal in response to said window signal, each of said phase difference signals being proportional to a phase difference between said input signal and said output signal; means for generating said output signal in response to said phase difference signals, said output signal having a plurality of phases; wherein each phase detector circuit operates according to at least one preselected phase of said output signal and at least one of said phase detector circuits includes a function gate having an output terminal configured to generate a pump up signal, said function gate being connected to a first memory element and further having an enable terminal for receiving said window signal.
Claim 3
Dependent Claim
20 words
The apparatus of claim 1 wherein each phase difference signal comprises a pump up signal and a pump down signal.
Claim 4
Dependent Claim
34 words
The apparatus of claim 2 wherein, for each phase detector circuit, at least one of said pump up signal and said pump down signal has a pulsewidth that varies according to said phase difference.
Claim 5
Dependent Claim
50 words
The apparatus of claim 1 wherein at least one of said phase detector circuits includes: means for generating a pump down signal connected to at least one of said first memory element and said function gate, said phase difference signal comprising said pump up signal and said pump down signal.
Claim 6
Dependent Claim
32 words
The apparatus of claim 4 wherein said phase detector circuit includes a logic circuit configured to generate said window signal in response to at least one preselected phase of said output signal.
Claim 7
Dependent Claim
46 words
The apparatus of claim 5 wherein each phase detector circuit includes a respective logic circuit for generating a plurality of window signals, said window signals each having a respective active state and a respective inactive state wherein said window signals are non-overlapping in said active state.
Claim 8
Dependent Claim
23 words
The apparatus of claim 6 wherein at least one of said pump up signal and said pump down signal has a variable pulsewidth.
Claim 9
Dependent Claim
38 words
The apparatus of claim 7 wherein said input signal is a data signal, and wherein said output terminal of said first D-type memory element is configured to output a sampled data signal when said window signal is active.
Claim 10
Dependent Claim
50 words
The apparatus of claim 8 wherein each phase detector circuit is configured to generate a respective sampled data signal, said apparatus further including a register for storing an n-bit data word in response to said sampled data signals where n equals the number of said plurality of phase detector circuits.
Claim 11
Dependent Claim
32 words
The apparatus of claim 1 wherein said output signal generating means includes a loop filter configured to generate a control signal varying in magnitude as a function of said phase difference signals.
Claim 12
Dependent Claim
27 words
The apparatus of claim 1 wherein said output signal generating means includes a voltage-controlled oscillator (VCO) configured to generate said plurality of phases of said output signal.
Claim 13
Dependent Claim
17 words
The apparatus of claim 11 wherein said VCO comprises a ring oscillator having a plurality of stages.
Claim 14
Dependent Claim
170 words
A parallel sampling phase detector apparatus comprising: a plurality of phase detector circuits each configured to receive (i) an input signal and (ii) a window signal, said phase detector circuits being configured to generate a phase difference signal in response to said window signal, each of said phase difference signals being proportional to a phase difference between said input signal and an output signal; a loop filter configured to generate a control signal in response to said phase difference signals; and, a voltage controlled oscillator (VCO) configured to generate said output signal in response to said control signal wherein said output signal has a plurality of phases; wherein each phase detector circuit operates according to at least one preselected phase of said VCO output signal and at least one of said phase detector circuits includes a function gate having an output terminal configured to generate a pump up signal, said function gate being connected to a first memory element and further having an enable terminal for receiving said window signal.
Claim 15
Dependent Claim
170 words
A parallel sampling phase detector apparatus comprising: a plurality of phase detector circuits each configured to receive (i) an input signal and (ii) a window signal, said phase detector circuits being configured to generate a phase difference signal in response to said window signal, each of said phase difference signals being proportional to a phase difference between said input signal and an output signal; a loop filter configured to generate a control signal in response to said phase difference signals; and, a voltage controlled oscillator (VCO) configured to generate said output signal in response to said control signal wherein said output signal has a plurality of phases; wherein each phase detector circuit operates according to at least one preselected phase of said VCO output signal and at least one of said phase detector circuits includes a function gate having an output terminal configured to generate a pump up signal, said function gate being connected to a first memory element and further having an enable terminal for receiving said window signal.
Claim 16
Dependent Claim
41 words
The phase detector apparatus of claim 13 wherein at least one of said phase detector circuits includes a logic circuit configured to generate said window signal in response to preselected ones of said plurality of phases of said VCO output signal.
Claim 17
Dependent Claim
49 words
The phase detector apparatus of claim 14 wherein each phase detector circuit includes a respective logic circuit for generating a plurality of said window signals, said window signals each having a respective active state and a respective inactive state wherein said window signals are non-overlapping in said active state.
Claim 18
Dependent Claim
147 words
A phase locked loop (PLL) having linear parallel sampling phase detectors comprising: a plurality of linear phase detectors wherein each linear phase detector is configured to generate a respective phase difference signal in response to (i) an input signal end (ii) a window signal, each of said phase difference signals is proportional to a phase difference between said input signal and an output signal, said output signal having a plurality of phases wherein each phase detector operates in response to preselected ones of said phases; and at least one of said phase detector circuits includes a function gate having an output terminal configured to generate a pump up signal, said function gate being connected to a first memory element and further having an enable terminal for receiving said window signal and, means for generating said phases of said output signal in response to said phase difference signals.
Claim 19
Dependent Claim
147 words
A phase locked loop (PLL) having linear parallel sampling phase detectors comprising: a plurality of linear phase detectors wherein each linear phase detector is configured to generate a respective phase difference signal in response to (i) an input signal end (ii) a window signal, each of said phase difference signals is proportional to a phase difference between said input signal and an output signal, said output signal having a plurality of phases wherein each phase detector operates in response to preselected ones of said phases; and at least one of said phase detector circuits includes a function gate having an output terminal configured to generate a pump up signal, said function gate being connected to a first memory element and further having an enable terminal for receiving said window signal and, means for generating said phases of said output signal in response to said phase difference signals.
Claim 20
Independent Claim
153 words
A method of recovering data from an input data signal comprising the steps of: (A) generating, for each one of a plurality of linear output phase detectors, a respective phase difference signal in response to (i) said input signal and (ii) a window signal, wherein each phase difference signal is proportional to a respective phase difference between the input data signal and an output signal and at least one of said phase detector circuits includes a function gate having an output terminal configured to generate a pump up signal, said function gate being connected to a first memory element and further having an enable terminal for receiving said window signal; (B) generating a plurality of phases of said output signal in response to the phase difference signals; and, (C) determining a plurality of bit values during respective bit periods of said input data signal in response to said phases of said output signal.
Claim 21
Independent Claim
153 words
A method of recovering data from an input data signal comprising the steps of: (A) generating, for each one of a plurality of linear output phase detectors, a respective phase difference signal in response to (i) said input signal and (ii) a window signal, wherein each phase difference signal is proportional to a respective phase difference between the input data signal and an output signal and at least one of said phase detector circuits includes a function gate having an output terminal configured to generate a pump up signal, said function gate being connected to a first memory element and further having an enable terminal for receiving said window signal; (B) generating a plurality of phases of said output signal in response to the phase difference signals; and, (C) determining a plurality of bit values during respective bit periods of said input data signal in response to said phases of said output signal.
Claim 22
Dependent Claim
25 words
The method of claim 17 further including the step of: storing said bit values during said bit periods to thereby form a parallel-bit data word.
Claim 23
Dependent Claim
70 words
The method of claim 17 wherein step (A) includes the substep of: generating a pump up signal for each phase detector; generating a pump down signal for each phase detector wherein at least one of said pump up and pump down signals have a pulsewidth that varies according to a respective one of said phase differences wherein said phase difference signals comprise said pump up and said pump down signals.
Claim 24
Dependent Claim
61 words
The method of claim 17 wherein step (C) includes the substeps of: generating said window signal for each linear phase detector in response to preselected phases of said output signal, only one of said window signals being active at a time; sampling, for each linear phase detector, the input data signal when a respective one of said window signals becomes active.
Claim 25
Dependent Claim
14 words
The apparatus according to claim 1, wherein each of said window signals are non-overlapping.
Claim 26
Dependent Claim
32 words
The apparatus of claim 1 wherein said phase memory element comprises: a first D-type memory element having (i) an input terminal configured to receive said input signal, and (ii) an output terminal.
References Cited (Backward Citations)
US4535459A
Cited
US5663688A
Cited
US5754080A
Cited
US5550515A
Cited
US5548251A
Cited
US5633899A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-02-14 | 2003-08-16 | 2004-02-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-02-14 | 2007-08-16 | 2008-02-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-02-14 | 2011-08-16 | 2012-02-15 | $7700.00 | Window Closed / Lapsed |