US6002176A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Differential copper deposition on integrated circuit surfaces
Assignee: Sharp Laboratories of America Inc
•
Filing: 1998-08-17
•
Granted: 1999-12-14
•
Expires: 2018-08-17
Abstract
Abstract A method for selectively applying CVD copper to metallic surfaces, that are co-located with non-metallic surfaces, is provided. The method prepares both the metal and non-metallic surfaces with a low energy ion etch of an inert gas. The etching promotes the growth of copper on the metallic surface, and inhibits the growth on the non-metallic surface. Following an application of CVD copper, the surfaces are etched again to clean any residual copper from the non-metallic surface, and to again prepare the surfaces for another deposition of copper. Through repeated cycles of etching and copper deposition, the copper overlying the metallic surface is accumulated to achieve the desired thickness, while the non-metallic surface remains free of copper. A method is also provided for the selective deposition of copper on metallic surfaces to fill interconnects in damascene IC structures. An IC with a copper layer overlying a metallic surface, co-located with a non-metallic surface, where the copper layer is grown through repeated cycles of ion etching and copper deposition, is also provided.
Inventors
- 👤 Tue Nguyen
- 👤 Lawrence J. Charneski
- 👤 Sheng Teng Hsu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 01:13
CPC Classifications
C; C23; C23C; C23C16/00; C23C16/04; C23C16/02; C23C16/0227; C23C16/0245; H; H10; H10P; H10P14/00; H10P14/40; H10P14/42; H10P14/43; H10P14/432; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/071; H10W20/093; H10W20/095; H10W20/40; H10W20/41; H10W20/425; H10P14/418; Y; Y10; Y10S; Y10S438/00; Y10S438/906; Y10S438/974
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
209 words
An adherent Cu conductor interface on an integrated circuit (IC) formed from the differential deposition of Cu on the IC, the Cu conductor interface comprising: a conductive surface of IC material, a non-conductive surface of IC material; and an interconnect structure including a plurality of Cu layers overlying said conductive surface, said Cu layers formed through repeated deposition cycles with each deposition cycle including an exposure of both said conductive and non-conductive surfaces to a low energy ion source of an inert gas to etch said IC surfaces, said low energy source controlling the smoothness of said non-conductive surfaces to minimize the etching of said non-conductive surfaces, followed by an application of CVD Cu to deposit a relatively thin layer of Cu on said non-conductive surface adjacent a relatively thick layer of Cu on said conductive surface, whereby Cu is selectively deposited on said conductive and non-conductive IC surfaces to form an interconnect between said conductive surface and other regions of the IC, the repeated deposition cycles and exposure of said surfaces to the ion source promoting the growth of Cu on said conductive surfaces and inhibiting the growth of Cu on said non-conductive surfaces so that the use of a mask on said non-conductive surfaces is not required.
Claim 2
Dependent Claim
209 words
An adherent Cu conductor interface on an integrated circuit (IC) formed from the differential deposition of Cu on the IC, the Cu conductor interface comprising: a conductive surface of IC material, a non-conductive surface of IC material; and an interconnect structure including a plurality of Cu layers overlying said conductive surface, said Cu layers formed through repeated deposition cycles with each deposition cycle including an exposure of both said conductive and non-conductive surfaces to a low energy ion source of an inert gas to etch said IC surfaces, said low energy source controlling the smoothness of said non-conductive surfaces to minimize the etching of said non-conductive surfaces, followed by an application of CVD Cu to deposit a relatively thin layer of Cu on said non-conductive surface adjacent a relatively thick layer of Cu on said conductive surface, whereby Cu is selectively deposited on said conductive and non-conductive IC surfaces to form an interconnect between said conductive surface and other regions of the IC, the repeated deposition cycles and exposure of said surfaces to the ion source promoting the growth of Cu on said conductive surfaces and inhibiting the growth of Cu on said non-conductive surfaces so that the use of a mask on said non-conductive surfaces is not required.
Claim 3
Dependent Claim
44 words
An adherent conductor interface as in claim 1 in which the interface is a metal alternative from Cu, and in which said metal layer overlying said surfaces of IC material is an alternate metal selected from the group consisting of W, Al, and Ti.
Claim 4
Dependent Claim
54 words
An adherent Cu conductor interface as in claim 1 in which said conductive surface is selected from the group consisting of TiN, TiON, TiSiN, TaSiN, TaN, TiW, TiWN, Mo, and WN, whereby Cu is deposited on a barrier material to prevent the diffusion of Cu into regions of the IC underlying the conductive surface.
Claim 5
Dependent Claim
32 words
An adherent Cu conductor interface as in claim 1 in which said non-conductive surface is selected from the group consisting of TEOS oxide, BN, SiBN, SiN, fluorinated oxide, silicon oxide, and polymers.
Claim 6
Dependent Claim
219 words
An adherent Cu conductor interface on an integrated circuit (IC) formed from the differential deposition of Cu on the IC, the Cu conductor interface comprising: a conductive surface of IC material; a non-conductive surface of IC material; an interconnect structure including a plurality of Cu layers overlying said conductive surface; a plurality of temporary Cu layers overlying said non-conductive surface; and, in which said Cu layers overlying said conductive and non-each deposition cycle including an exposure of both said conductive and non-conductive surfaces to a low energy ion source of an inert gas to etch said IC surfaces, said low energy source controlling the smoothness of said non-conductive surfaces to minimize the etching of said non-conductive surfaces, followed by an application of CVD Cu to deposit a relatively thin layer of Cu on said non-conductive surface adjacent a relatively thick layer of Cu on said conductive surface, whereby Cu is selectively deposited on said conductive and non-conductive IC surfaces to form an interconnect between said conductive surface and other regions of the IC, the repeated deposition cycles and exposure of said surfaces to the ion source promoting the growth of Cu on said conductive surfaces and inhibiting the growth of Cu on said non-conductive surfaces so that the use of a mask on said non-conductive surfaces is not required.
Claim 7
Dependent Claim
219 words
An adherent Cu conductor interface on an integrated circuit (IC) formed from the differential deposition of Cu on the IC, the Cu conductor interface comprising: a conductive surface of IC material; a non-conductive surface of IC material; an interconnect structure including a plurality of Cu layers overlying said conductive surface; a plurality of temporary Cu layers overlying said non-conductive surface; and, in which said Cu layers overlying said conductive and non-each deposition cycle including an exposure of both said conductive and non-conductive surfaces to a low energy ion source of an inert gas to etch said IC surfaces, said low energy source controlling the smoothness of said non-conductive surfaces to minimize the etching of said non-conductive surfaces, followed by an application of CVD Cu to deposit a relatively thin layer of Cu on said non-conductive surface adjacent a relatively thick layer of Cu on said conductive surface, whereby Cu is selectively deposited on said conductive and non-conductive IC surfaces to form an interconnect between said conductive surface and other regions of the IC, the repeated deposition cycles and exposure of said surfaces to the ion source promoting the growth of Cu on said conductive surfaces and inhibiting the growth of Cu on said non-conductive surfaces so that the use of a mask on said non-conductive surfaces is not required.
Claim 8
Dependent Claim
30 words
An adherent Cu conductor interface as in claim 5 in which each said temporary Cu layer overlying said non-conductive surface has a thickness of less than a monolayer of Cu.
Claim 9
Dependent Claim
54 words
An adherent Cu conductor interface as in claim 5 in which said conductive surface is selected from the group consisting of TiN, TiON, TiSiN, TaSiN, TaN, TiW, TiWN, Mo, and WN, whereby Cu is deposited on a barrier material to prevent the diffusion of Cu into regions of the IC underlying the conductive surface.
Claim 10
Dependent Claim
32 words
An adherent Cu conductor interface as in claim 5 in which said non-conductive surface is selected from the group consisting of TEOS oxide, BN, SiBN, SiN, fluorinated oxide, silicon oxide, and polymers.
Claim 11
Dependent Claim
264 words
An adherent Cu conductor interface between metals levels on an integrated circuit (IC) formed from the differential deposition of Cu on the IC, the Cu conductor interface comprising: a first IC surface including a connection area with a conductive surface; a second IC layer having a non-conductive surface overlying said first surface, and a via, having vertical walls, between said second IC layer non-conductive surface and said first IC surface connection area; and an interconnection stud in the via between said first IC connection area and said second IC layer non-conductive surface including a plurality of copper layers, said copper layers formed through repeated deposition cycles with each deposition cycle including an exposure of both said first and second IC surfaces to a low energy ion source of an inert gas to etch said IC surface, said low energy source controlling the smoothness of said non-conductive surfaces to minimize the etching of said non-conductive surfaces, followed by an application of CVD Cu to deposit a relatively thin layer of Cu on said second IC layer non-conductive surface adjacent a relatively thick layer of Cu on said first IC connection area, whereby Cu is selectively deposited on said conductive and non-conductive IC surfaces to form an interconnect between said first IC connection area and other regions of the IC, the repeated deposition cycles and exposure of said surfaces to the ion source promoting the growth of Cu on said conductive surfaces and inhibiting the growth of Cu on said non-conductive surfaces so that the use of a mask on said non-conductive surfaces is not required.
Claim 12
Dependent Claim
264 words
An adherent Cu conductor interface between metals levels on an integrated circuit (IC) formed from the differential deposition of Cu on the IC, the Cu conductor interface comprising: a first IC surface including a connection area with a conductive surface; a second IC layer having a non-conductive surface overlying said first surface, and a via, having vertical walls, between said second IC layer non-conductive surface and said first IC surface connection area; and an interconnection stud in the via between said first IC connection area and said second IC layer non-conductive surface including a plurality of copper layers, said copper layers formed through repeated deposition cycles with each deposition cycle including an exposure of both said first and second IC surfaces to a low energy ion source of an inert gas to etch said IC surface, said low energy source controlling the smoothness of said non-conductive surfaces to minimize the etching of said non-conductive surfaces, followed by an application of CVD Cu to deposit a relatively thin layer of Cu on said second IC layer non-conductive surface adjacent a relatively thick layer of Cu on said first IC connection area, whereby Cu is selectively deposited on said conductive and non-conductive IC surfaces to form an interconnect between said first IC connection area and other regions of the IC, the repeated deposition cycles and exposure of said surfaces to the ion source promoting the growth of Cu on said conductive surfaces and inhibiting the growth of Cu on said non-conductive surfaces so that the use of a mask on said non-conductive surfaces is not required.
Claim 13
Dependent Claim
56 words
An adherent Cu conductor interface as in claim 9 in which said first IC conductive surface is selected from the group consisting of TiN, TiON, TiSiN, TaSiN, TaN, TiW, TiWN, Mo, and WN, whereby Cu is deposited on a barrier material to prevent the diffusion of Cu into regions of the IC underlying the conductive surface.
Claim 14
Dependent Claim
35 words
An adherent Cu conductor interface as in claim 9 in which said second IC layer non-conductive surface is selected from the group consisting of TEOS oxide, BN, SiBN, SiN, fluorinated oxide, silicon oxide, and polymers.
References Cited (Backward Citations)
US4996584A
Cited
US5656858A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-13 | 2003-06-14 | 2003-12-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-13 | 2007-06-14 | 2007-12-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-13 | 2011-06-14 | 2011-12-14 | $7700.00 | Window Closed / Lapsed |