← Back to Patent Explorer
US5999725A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and apparatus tracing any node of an emulation

Assignee: Mentor Graphics Corp
•
Filing: 1998-04-17
•
Granted: 1999-12-07
•
Expires: 2018-04-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and apparatus for tracing any node in an emulator, including hidden nodes of a circuit design, includes maintaining a correspondence between physically observable nodes and hidden nodes of the circuit design being emulated. The correspondence identifies how values of the hidden nodes are to be determined based on corresponding ones of the physically observable nodes. The value of a hidden node is determined by obtaining the values of the corresponding physically observable nodes and identifying the value of the hidden node based on the correspondence between the corresponding physically observable nodes and the hidden node.

Inventors

  • 👤 Jean Barbier
  • 👤 Olivier LePape
  • 👤 Frederic Reblewski

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 18:17
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/261

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 109 words
In an emulation system, a method for tracing a first plurality of nodes of a circuit design, the method comprising: (a) maintaining relationships between a second plurality of nodes of the circuit design and the first plurality of nodes, including how values of the first plurality of nodes are to be determined based on the second plurality of nodes; (b) accessing values of the second plurality of nodes; and (c) determining the values of the first plurality of nodes based at least in part on both the values of the second plurality of nodes and the relationships between the second plurality of nodes and the first plurality of nodes.
Claim 2
Dependent Claim 109 words
In an emulation system, a method for tracing a first plurality of nodes of a circuit design, the method comprising: (a) maintaining relationships between a second plurality of nodes of the circuit design and the first plurality of nodes, including how values of the first plurality of nodes are to be determined based on the second plurality of nodes; (b) accessing values of the second plurality of nodes; and (c) determining the values of the first plurality of nodes based at least in part on both the values of the second plurality of nodes and the relationships between the second plurality of nodes and the first plurality of nodes.
Claim 3
Dependent Claim 53 words
The method of claim 1, wherein the maintaining operation of (a) comprises: generating a first list listing the second plurality of nodes; and generating a second list listing the first plurality of nodes, wherein each node of the second list is defined in terms of selected ones of the second plurality of nodes.
Claim 4
Dependent Claim 65 words
The method of claim 2, wherein the maintaining operation of (a) further comprises: generating a truth table vector for each node of the second list; and storing the truth table vectors with the second list, wherein each truth table vector identifies the values of the corresponding one of the first plurality of nodes as a function of the values of the second plurality of nodes.
Claim 5
Independent Claim 88 words
A method of tracing any node of a circuit design in an emulator, the method comprising: (a) generating a first net list identifying a first plurality of nodes of the circuit design; (b) creating a second net list identifying a second plurality of nodes of the circuit design; (c) determining a first set of input nodes from the first plurality of nodes; and (d) using the first set of input nodes to identify a value of a signal at a first one of the second plurality of nodes.
Claim 6
Independent Claim 88 words
A method of tracing any node of a circuit design in an emulator, the method comprising: (a) generating a first net list identifying a first plurality of nodes of the circuit design; (b) creating a second net list identifying a second plurality of nodes of the circuit design; (c) determining a first set of input nodes from the first plurality of nodes; and (d) using the first set of input nodes to identify a value of a signal at a first one of the second plurality of nodes.
Claim 7
Dependent Claim 41 words
The method of claim 4, further comprising generating a first truth table vector which encodes a set of possible values for the first one of the second plurality of nodes, based on different values of the first set of input nodes.
Claim 8
Dependent Claim 25 words
The method of claim 5, further comprising using the values of the first set of input nodes as an index into the truth table vector.
Claim 9
Dependent Claim 69 words
The method of claim 4, wherein the using operation of (d) comprises: accessing the set of input nodes to identify a value of a signal at a second one of the second plurality of nodes; and using the value of the signal at the second one of the second plurality of nodes to determine the value of the signal at the first one of the second plurality of nodes.
Claim 10
Dependent Claim 99 words
An emulation system comprising: (a) means for maintaining relationships between a first plurality of nodes and a second plurality of nodes of a circuit design, including how values of the first plurality of nodes are to be determined based on the second plurality of nodes; (b) means for accessing values of the second plurality of nodes; and (c) means for determining the values of the first plurality of nodes based at least in part on both the values of the second plurality of nodes and the relationships between the second plurality of nodes and the first plurality of nodes.
Claim 11
Dependent Claim 99 words
An emulation system comprising: (a) means for maintaining relationships between a first plurality of nodes and a second plurality of nodes of a circuit design, including how values of the first plurality of nodes are to be determined based on the second plurality of nodes; (b) means for accessing values of the second plurality of nodes; and (c) means for determining the values of the first plurality of nodes based at least in part on both the values of the second plurality of nodes and the relationships between the second plurality of nodes and the first plurality of nodes.
Claim 12
Dependent Claim 55 words
The emulation of claim 8, wherein the maintaining means comprises: means for generating a first list listing the second plurality of nodes; and means for generating a second list listing the first plurality of nodes, wherein each node of the second list is defined in terms of selected ones of the second plurality of nodes.
Claim 13
Dependent Claim 67 words
The emulation system of claim 9, wherein the maintaining means comprises: means for generating a truth table vector for each node of the second list; and means for storing the truth table vectors with the second list, wherein each truth table vector identifies the values of the corresponding one of the first plurality of nodes as a function of the values of the second plurality of nodes.

References Cited (Backward Citations)

US5448496A Cited
US5084824A Cited
US5416719A Cited
US5638493A Cited
US5659484A Cited
US5598510A Cited
US5680583A Cited
US5586046A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-12-06 2003-06-07 2003-12-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-12-06 2007-06-07 2007-12-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-12-06 2011-06-07 2011-12-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag