US5986590A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Antenna system
Assignee: Raytheon Co
•
Filing: 1997-10-03
•
Granted: 1999-11-16
•
Expires: 2017-10-03
Abstract
Abstract A phased array antenna system having an array of antenna elements coupled to radio frequency energy feed network through a plurality of phase shifter sections with digital control data being fed to the phase shifter sections with radio frequency energy signal modulated with the digital control data. A modulator is fed by the source of the radio frequency energy and a modulating signal to produce the modulated radio frequency energy signal. A modulating signal generator/encoder, fed by the digital control data, encodes each bit of such digital control data into the modulating signal, such modulating signal being a bipolar signal having a pair of electrical signal changes corresponding to a binary state represented by such bit. The modulated radio frequency energy signal may be fed to the demodulator through the radio frequency feed network or through the antenna element coupled thereto. The demodulator section produces a demodulated bipolar signal corresponding to the bipolar modulating signal and decodes the demodulated bipolar signal into a binary signal having logic states corresponding to the binary states represented by the encoded bits of the bipolar modulating signal. An output section is fed by the detector and decoder section for converting the binary signal produced by the detector and decoder section into the digital words for the phase shifter section. The digital control data includes a strobe signal. The plurality of phase shifter sections act to properly configure themselves to radio frequency energy passing therethrough in accordance with control words addressed thereto in response to detection of the strobe signal.
Inventors
- 👤 Irl W. Smith
- 👤 L. E. Andre Brunel
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 12:50
CPC Classifications
H; H01; H01Q; H01Q3/00; H01Q3/26; H01Q3/30; H01Q3/34; H01Q3/36; H01Q3/38; H01Q3/2605
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
102 words
A binary signal encoder, comprising: a source of binary signals; and an encoder fed by the source of binary signals for encoding each bit of the binary signals into a bipolar pulse pair and with each of the encoded bits having the same average voltage level, the pulse pair having a level which changes from the average voltage level to a first voltage level, then from the first voltage level to a second voltage level, then from the second level back to the average voltage level and wherein the encoder produces the average voltage level between each successive pair of encoded bits.
Claim 2
Dependent Claim
102 words
A binary signal encoder, comprising: a source of binary signals; and an encoder fed by the source of binary signals for encoding each bit of the binary signals into a bipolar pulse pair and with each of the encoded bits having the same average voltage level, the pulse pair having a level which changes from the average voltage level to a first voltage level, then from the first voltage level to a second voltage level, then from the second level back to the average voltage level and wherein the encoder produces the average voltage level between each successive pair of encoded bits.
Claim 3
Dependent Claim
74 words
The encoder recited in claim 1 wherein the encoder includes circuitry for encoding one binary state of the encoded bit into a positive voltage pulse relative to the average voltage level followed by a negative voltage pulse relative to the average voltage level and another binary state of the encoded bit into a negative voltage pulse relative to the average voltage level followed by a positive voltage pulse relative to the average voltage level.
Claim 4
Dependent Claim
131 words
A binary signal encoder/decoder, comprising: a source of binary signals; an encoder fed by the source of binary signals for encoding each bit of the binary signals into a bipolar pulse pair and with each of the encoded bits having the same average voltage level, the pulse pair having a level which chances from the average voltage level to a first voltage level, then from the first voltage level to a second voltage level, then from the second level back to the average voltage level and wherein the encoder produces the average voltage level between each successive pair of encoded bits; and a decoder, fed by the encoded bits, for decoding the encoded bits into a binary signal having logic states corresponding to the binary states represented by the encoded bits.
Claim 5
Dependent Claim
131 words
A binary signal encoder/decoder, comprising: a source of binary signals; an encoder fed by the source of binary signals for encoding each bit of the binary signals into a bipolar pulse pair and with each of the encoded bits having the same average voltage level, the pulse pair having a level which chances from the average voltage level to a first voltage level, then from the first voltage level to a second voltage level, then from the second level back to the average voltage level and wherein the encoder produces the average voltage level between each successive pair of encoded bits; and a decoder, fed by the encoded bits, for decoding the encoded bits into a binary signal having logic states corresponding to the binary states represented by the encoded bits.
Claim 6
Dependent Claim
188 words
The binary signal encoder/decoder recited in claim 3 wherein the decoder includes a signal conditioner comprising: a comparator section for producing unipolar pulses on a pair of outputs thereof in response to the bipolar signal, such comparator section producing, in response to one binary state of the encoded bit, a pulse on a first one of the pair of outputs followed by a pulse on a second one of the pair of outputs and for producing, in response to the other binary state of the encoded bit, a pulse on the second one of the pair of outputs followed by a pulse on the first one of the pair of outputs; and a logic state signal producing circuit for producing the binary signal with a first logic state when a pulse is produced on the first one of the pair of outputs followed by a pulse on the second one of the pair of outputs and with a second logic state when a pulse is produced on the second one of the pair of outputs followed by a pulse on the first one of the pair of outputs.
Claim 7
Dependent Claim
27 words
The encoder/decoder recited in claim 4 wherein the signal conditioner includes a clock pulse generation circuit for producing a clock pulse in response to each decoded bit.
Claim 8
Dependent Claim
22 words
The encoder/decoder recited in claim 5 wherein the decoder includes an output section for converting the binary signal into the digital words.
Claim 9
Dependent Claim
27 words
The encoder/decoder recited in claim 6 wherein the output section is fed by the logic state signal and clock pulse generation circuits for producing the digital words.
Claim 10
Dependent Claim
37 words
The encoder/decoder recited in claim 7 wherein the output section includes a shift register for storing binary signals generated by the logic state producing circuit in response to clock pulses produced by the clock pulse generation circuit.
Claim 11
Independent Claim
97 words
A method of encoding binary signals comprising the step of encoding each bit of the binary signals into a bipolar pulse pair and with each of the encoded bits and with each of the encoded bits having the same average voltage level, the pulse pair having a level which chances from the average voltage level to a first voltage level, then from the first voltage level to a second voltage level, then from the second level back to the average voltage level and wherein the average voltage level is produced between each successive pair of encoded bits.
Claim 12
Independent Claim
97 words
A method of encoding binary signals comprising the step of encoding each bit of the binary signals into a bipolar pulse pair and with each of the encoded bits and with each of the encoded bits having the same average voltage level, the pulse pair having a level which chances from the average voltage level to a first voltage level, then from the first voltage level to a second voltage level, then from the second level back to the average voltage level and wherein the average voltage level is produced between each successive pair of encoded bits.
Claim 13
Dependent Claim
68 words
The method recited in claim 9 wherein one binary state of the encoded bit has a positive voltage pulse relative to the average voltage level followed by a negative voltage pulse relative to the average voltage level and another binary state of the encoded bit has a negative voltage pulse relative to the average voltage level followed by a positive voltage pulse relative to the average voltage level.
Claim 14
Independent Claim
113 words
A method for encoding and decoding binary signals, comprising the steps of: encoding each bit of the binary signals into a bipolar pulse pair with each of the encoded bits having the same average voltage level, the pulse pair having a level which changes from the average voltage level to a first voltage level, then from the first voltage level to a second voltage level, then from the second level back to the average voltage level and wherein the average voltage level is produced between each successive pair of encoded bits; and decoding the encoded bits into a binary signal having logic states corresponding to the binary states represented by the encoded bits.
Claim 15
Independent Claim
113 words
A method for encoding and decoding binary signals, comprising the steps of: encoding each bit of the binary signals into a bipolar pulse pair with each of the encoded bits having the same average voltage level, the pulse pair having a level which changes from the average voltage level to a first voltage level, then from the first voltage level to a second voltage level, then from the second level back to the average voltage level and wherein the average voltage level is produced between each successive pair of encoded bits; and decoding the encoded bits into a binary signal having logic states corresponding to the binary states represented by the encoded bits.
Claim 16
Dependent Claim
68 words
The method recited in claim 11 wherein one binary state of the encoded bit has a positive voltage pulse relative to the average voltage level followed by a negative voltage pulse relative to the average voltage level and another binary state of the encoded bit has a negative voltage pulse relative to the average voltage level followed by a positive voltage pulse relative to the average voltage level.
Claim 17
Dependent Claim
74 words
The method recited in claim 12 wherein the decoding step includes: producing one binary state when the encoded bit has a positive voltage pulse relative to the average voltage level followed by a negative voltage pulse relative to the average voltage level and producing another binary state when the encoded bit has a negative voltage pulse relative to the average voltage level followed by a positive voltage pulse relative to the average voltage level.
Claim 18
Dependent Claim
20 words
The method recited in claim 13 including the step of producing a clock pulse in response to each decoded bit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-11-15 | 2003-05-17 | 2003-11-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-11-15 | 2007-05-17 | 2007-11-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-11-15 | 2011-05-17 | 2011-11-16 | $7700.00 | Window Closed / Lapsed |