← Back to Patent Explorer
US5981378A Expired / Lapsed US ⏱️ 0.0 years remaining

Reliable interconnect via structures and methods for making the same

Assignee: Philips Semiconductors Inc
•
Filing: 1997-07-25
•
Granted: 1999-11-09
•
Expires: 2017-07-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Disclosed is an aluminum filled via hole for use in a semiconductor interconnect structure. The aluminum filled via hole of the semiconductor interconnect structure includes a first patterned metallization layer lying over a first dielectric layer. A second dielectric layer overlying the first patterned metallization layer and the first dielectric layer. An aluminum filled via hole defined through the second dielectric layer and in contact with the first patterned metallization layer. The aluminum filled via hole has an electromigration barrier cap over a topmost portion of the aluminum filled via hole that is substantially level with the second dielectric layer. The electromigration barrier cap having a thickness of between about 500 angstroms and about 2,500 angstroms.

Inventors

  • 👤 Subhas Bothra

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 22:47
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/032; H10W20/042; H10W20/045; H10W20/033; H10W20/037; H10W20/056; H10W20/40; H10W20/41; H10W20/42; H10W20/425; Y; Y10; Y10S; Y10S438/00; Y10S438/927

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 229 words
A method for making a semiconductor interconnect structure having a semiconductor substrate that includes a first low K dielectric material that overlies the semiconductor substrate, the first low K dielectric material supports a patterned first level of metallization, and a second low K dielectric material overlies the first low K dielectric material and the patterned first level of metallization, comprising: forming at least one via hole through the second low K dielectric material down to the patterned first level of metallization; depositing a seed layer over the second low K dielectric material and in the at least one via hole; depositing an aluminum layer over the seed layer that overlies the second low K dielectric material and the at least one via hole such that the at least one via hole is an aluminum filled via hole; removing the aluminum layer and the seed layer overlying the second low K dielectric material using a chemical mechanical polishing operation that is configured to remove a top portion of the aluminum filled via hole, the removed portion defining a recessed gap of between about 500 angstroms and about 2,500 angstroms at the top portion of the aluminum filled via hole; and depositing an electromigration barrier cap within the recessed gap of the aluminum filled via hole to prevent aluminum atoms from electromigrating out of the aluminum filled via hole during operation.
Claim 2
Independent Claim 229 words
A method for making a semiconductor interconnect structure having a semiconductor substrate that includes a first low K dielectric material that overlies the semiconductor substrate, the first low K dielectric material supports a patterned first level of metallization, and a second low K dielectric material overlies the first low K dielectric material and the patterned first level of metallization, comprising: forming at least one via hole through the second low K dielectric material down to the patterned first level of metallization; depositing a seed layer over the second low K dielectric material and in the at least one via hole; depositing an aluminum layer over the seed layer that overlies the second low K dielectric material and the at least one via hole such that the at least one via hole is an aluminum filled via hole; removing the aluminum layer and the seed layer overlying the second low K dielectric material using a chemical mechanical polishing operation that is configured to remove a top portion of the aluminum filled via hole, the removed portion defining a recessed gap of between about 500 angstroms and about 2,500 angstroms at the top portion of the aluminum filled via hole; and depositing an electromigration barrier cap within the recessed gap of the aluminum filled via hole to prevent aluminum atoms from electromigrating out of the aluminum filled via hole during operation.
Claim 3
Dependent Claim 62 words
A method for making a semiconductor interconnect structure as recited in claim 1, further comprising: depositing an interconnect metallization layer over the second low K dielectric material and the electromigration barrier cap; and pattering the interconnect metallization layer such that a line of the patterned interconnect metallization layer is in contact with the electromigration barrier cap of the aluminum filled via hole.
Claim 4
Dependent Claim 42 words
A method for making a semiconductor interconnect structure as recited in claim 2, wherein the patterning of the interconnect metallization layer is performed through a plasma etch that does not etch through the electromigration barrier cap of the aluminum filled via hole.
Claim 5
Dependent Claim 38 words
A method for making a semiconductor interconnect structure as recited in claim 3, wherein the electromigration barrier cap is a material selected from the group consisting of titanium tungsten (TiW), tungsten (W), and tungsten silicide (WSi 2 ).
Claim 6
Dependent Claim 44 words
A method for making a semiconductor interconnect structure as recited in claim 3, wherein the plasma etch implements a Cl 2 /BCL 3 chemistry having a Cl 2 flow rate of about 60 sccms, and a BCL 3 flow rate of about 30 sccms.
Claim 7
Dependent Claim 38 words
A method for making a semiconductor interconnect structure as recited in claim 1, wherein the first low K dielectric material and the second low K dielectric material is have a K value of between about 2 and 4.
Claim 8
Dependent Claim 72 words
A method for making a semiconductor interconnect structure as recited in claim 1, wherein the removing the aluminum layer and the seed layer is performed using a chemical mechanical polishing operation having a slurry chemical including alumina particles, deionized water and an oxidant (H 2 O 2 ), the slurry chemical being configured to assist in the formation of the recessed gap at the top portion of the aluminum filled via hole.

References Cited (Backward Citations)

US4782380A Cited
US5141897A Cited
US5272101A Cited
US5332684A Cited
US5305519A Cited
US5462892A Cited
US5451551A Cited
US5670420A Cited
US5627101A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-11-08 2003-05-10 2003-11-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-11-08 2007-05-10 2007-11-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-11-08 2011-05-10 2011-11-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag