← Back to Patent Explorer
US5965990A Expired / Lapsed US ⏱️ 0.0 years remaining

Dynamic focusing circuit for a monitor

Assignee: WiniaDaewoo Co Ltd
•
Filing: 1997-11-14
•
Granted: 1999-10-12
•
Expires: 2017-11-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A dynamic focusing circuit for a monitor has a microcomputer which generates a mode control signal by determining a mode when inputting horizontal and vertical synchronization signals, and provides a dynamic focus signal to a focus grid of a cathode ray tube through a flyback transformer according to the mode control signal. A focus signal generation section generates horizontal and vertical dynamic focus signals according to the waveform control signal of the waveform control signal generation section and a waveform adjustment section adjusts a waveform of the dynamic focus signal of the focus signal generation section by inputting the mode control signal.

Inventors

  • 👤 Sang-Yean Woo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 18:54
CPC Classifications
H; H04; H04N; H04N3/00; H04N3/10; H04N3/16; H04N3/22; H04N3/223; H04N3/26

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 361 words
A dynamic focusing circuit for a monitor having a microcomputer which generates a mode control signal by determining a mode when inputting horizontal and vertical synchronization signals, and for providing a dynamic focus voltage to a focus grid of a cathode ray tube through a flyback transformer according to the mode control signal, comprising: a synchronization process section for outputting horizontal and vertical synchronization signals of one polarity by inputting the horizontal and vertical synchronization signals; waveform control signal generation section for generating a waveform control signal synchronized with the horizontal and vertical synchronization signals of the synchronization process section; a focus signal generation section for generating horizontal and vertical focus signals according to the waveform control signal of the waveform control signal generation section; a buffer for generating a dynamic focus signal by summing the horizontal and vertical focus signals of the focus signal generation section; a parabolic waveform signal output section for amplifying the dynamic focus signal and applying the amplifying dynamic focus signal to the focus grid through the flyback transformer; a gain control section for controlling a voltage magnitude of the horizontal and vertical focus signals of the focus signal generation section according to the mode control signal; and a waveform adjustment section for adjusting a waveform of the horizontal and vertical focus signals of the focus signal generation section by inputting the mode control signal; wherein the waveform adjustment section includes a switching section for turning one and off according to the mode control signal, a first capacitor connected between an output terminal of the switching section and a terminal of the focus signal generation section, and a second capacitor connected between the terminal of the focus signal generation section and ground, the first and second capacitors are connected in parallel with respect to the terminal of the focus signal generation section; wherein the switching section includes a first transistor for turning on and off according to the mode control signal and a second transistor for turning on and off in reverse order corresponding to the turning on and off of the first transistor, the first capacitor being connected to the collector of the second transistor.
Claim 2
Dependent Claim 361 words
A dynamic focusing circuit for a monitor having a microcomputer which generates a mode control signal by determining a mode when inputting horizontal and vertical synchronization signals, and for providing a dynamic focus voltage to a focus grid of a cathode ray tube through a flyback transformer according to the mode control signal, comprising: a synchronization process section for outputting horizontal and vertical synchronization signals of one polarity by inputting the horizontal and vertical synchronization signals; waveform control signal generation section for generating a waveform control signal synchronized with the horizontal and vertical synchronization signals of the synchronization process section; a focus signal generation section for generating horizontal and vertical focus signals according to the waveform control signal of the waveform control signal generation section; a buffer for generating a dynamic focus signal by summing the horizontal and vertical focus signals of the focus signal generation section; a parabolic waveform signal output section for amplifying the dynamic focus signal and applying the amplifying dynamic focus signal to the focus grid through the flyback transformer; a gain control section for controlling a voltage magnitude of the horizontal and vertical focus signals of the focus signal generation section according to the mode control signal; and a waveform adjustment section for adjusting a waveform of the horizontal and vertical focus signals of the focus signal generation section by inputting the mode control signal; wherein the waveform adjustment section includes a switching section for turning one and off according to the mode control signal, a first capacitor connected between an output terminal of the switching section and a terminal of the focus signal generation section, and a second capacitor connected between the terminal of the focus signal generation section and ground, the first and second capacitors are connected in parallel with respect to the terminal of the focus signal generation section; wherein the switching section includes a first transistor for turning on and off according to the mode control signal and a second transistor for turning on and off in reverse order corresponding to the turning on and off of the first transistor, the first capacitor being connected to the collector of the second transistor.

References Cited (Backward Citations)

US4560910A Cited
US4707639A Cited
JPH01147968A Cited
JPH02306290A Cited
US5245254A Cited
US5235257A Cited
JPH07226857A Cited
US5442263A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-10-11 2003-04-12 2003-10-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-10-11 2007-04-12 2007-10-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-10-11 2011-04-12 2011-10-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag